參數(shù)資料
型號(hào)： QL3040-0PQ208I
廠(chǎng)商： QUICKLOGIC CORP
元件分類(lèi)： FPGA
英文描述： 40000 usable PLD gate pASIC 3 FPGA combining High performance and high density
中文描述： FPGA, 1008 CLBS, 40000 GATES, 225 MHz, PQFP208
封裝： 28 X 28 MM, 3.35 MM HEIGHT, PLASTIC, MS-029, QFP-208
文件頁(yè)數(shù)： 2/49頁(yè)
文件大小： 885K
代理商： QL3040-0PQ208I
www.quicklogic.com
2005 QuickLogic Corporation
pASIC 3 FPGA Family Data Sheet Rev. D
10
Bypass Instruction. The Bypass Instruction allows data to skip a device boundary scan entirely, so the
data passes through the bypass register. The Bypass instruction allows users to test a device without passing
through other devices. The bypass register is connected between the TDI and TDO pins, allowing serial data
to be transferred through a device without affecting the operation of the device.
Pin Descriptions
Table 11: Pin Descriptions
Pin
Function
Description
TDI
Test data in for JTAG
Hold HIGH during normal operation. Connect to V
CC if not
used for JTAG.
TRSTB
Active low reset for JTAG
Hold LOW during normal operation. Connect to ground if not
used for JTAG.
TMS
Test mode select for JTAG
Hold HIGH during normal operation. Connect to VCC if not
used for JTAG.
TCK
Test clock for JTAG
Hold HIGH or LOW during normal operation. Connect to V
CC
or ground if not used for JTAG.
TDO
Test data out for JTAG
Output that must be left unconnected if not used for JTAG.
STM
Special test mode
Must be grounded during normal operation.
I/ACLK
High-drive input and/or array network
driver
Can be configured as either or both.
I/GCLK
High-drive input and/or global
network driver
Can be configured as either or both.
I
High-drive input
Use for input signals with high fanout.
I/O
Input/output pin
Can be configured as an input and/or output.
V
CC
Power supply pin
Connect to 3.3 V supply.
VCCIO
Input voltage tolerance pin
Connect to 5.0 V supply if 5.0 V input tolerance is required,
otherwise connect to 3.3 V supply.
GND
Ground pin
Connect to ground.
相關(guān)PDF資料
PDF描述
QL3006-0PFN100I FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-1PFN100C FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-1PFN100I FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-1PFN100M FPGA, 160 CLBS, 6000 GATES, PQFP100
QL3006-2PFN100C FPGA, 160 CLBS, 6000 GATES, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL3040-0PQ208M 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3040-0PQ240C 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA)
QL3040-0PQ240I 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA)
QL3040-1PB456C 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Field Programmable Gate Array (FPGA)
QL3040-1PB456I 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:FPGA|1008-CELL|CMOS|BGA|456PIN|PLASTIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*