參數(shù)資料
型號: PWL6030B1AECMR
廠商: TEXAS INSTRUMENTS INC
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187
封裝: 7 X 7 MM, 0.40 MM PITCH, GREEN, FCBGA-187
文件頁數(shù): 84/97頁
文件大?。?/td> 937K
代理商: PWL6030B1AECMR
SWCS045-025
SDA
SCL
D
A
D
6
S
T
A
R
T
D
A
D
5
D
A
D
4
D
A
D
3
D
A
D
2
D
A
D
1
A
C
K
D
A
D
0
W
R
I
T
E
R
A
D
7
R
A
D
6
R
A
D
5
R
A
D
4
R
A
D
3
R
A
D
2
R
A
D
1
R
A
D
0
A
C
K
A
C
K
D
A
D
7
D
A
D
6
D
A
D
5
D
A
D
4
D
A
D
3
D
A
D
2
D
A
D
1
D
A
D
0
R
E
A
D
A
T
7
D
A
T
6
D
A
T
5
D
A
T
4
D
A
T
3
D
A
T
2
D
A
T
1
D
A
T
0
S
T
O
P
A
C
K
A
C
K
S
T
A
R
T
D
A
T
7
D
A
T
6
D
A
T
5
D
A
T
4
D
A
T
3
D
A
T
2
D
A
T
1
D
A
T
0
SWCS045B
– SEPTEMBER 2010 – REVISED JUNE 2011
The device replies by sending a fourth byte representing the content of the internal registers, starting at the base
address and next consecutive ones.
Figure 27 shows a multiple-byte read access.
Figure 27. I2C Read Access Multiple Bytes
Secure Registers
Some registers of the TWL6030 device can be protected by restricting their access in write mode to software
running in the secure mode of the host read access to protected registers. Secure access is enabled or disabled
by the MSECURE control signal.
The following components or actions can be protected:
All RTC registers
64 bits of general-purpose memory (8 x 8) in the backup domain named VALIDITY
The read accesses are independent to the MSECURE value.
When MSECURE is logical level 1, all read and write accesses are authorized; when MSECURE is logical level
0, only read accesses are authorized.
This security feature (MSECURE detection) is enabled and disabled by an EPROM bit.
Interrupts
The INT signal (active low) warns the host processor of any event occurring on the TWL6030 device. The host
processor then pools the interrupt from the interrupt status register through I2C to identify the interrupt source.
Each interrupt source can be individually masked through the interrupt mask line registers and mask status
registers.
If interrupts occur while the status registers are not cleared, the status registers are not updated immediately.
Instead, the interrupts are held pending in a second stage of shadow registers, waiting for all previous interrupts
to be cleared first. When the interrupt line goes low again, operated just after the first set of interrupts clear, all
status registers are updated with those pending interrupt sources, coming directly from the shadow registers.
To clear both interrupts and register status, a write in the status registers must be done. Each write has the same
effect (interrupt line goes high and all status registers are cleared). This implies that the interrupt subroutine
acquires the three status registers before acknowledging the interrupt to avoid losing any interrupt sources.
NOTE
An interrupt associated with a function should be masked before enabling or disabling the
feature; otherwise, it might generate a false interrupt directly linked to the state change of the
feature and not related to an external detection event (for example, BAT_VLOW interrupt with
VBATMIN_HI comparator).
INT is always active low.
When a TWL6030 interrupt occurs:
Software should first read all status registers, INT_STS_A, INT_STS_B, and INT_STS_C.
Execute the subroutines related to the read interrupts.
Clear the interrupt status of all status registers
Copyright
2010–2011, Texas Instruments Incorporated
85
相關(guān)PDF資料
PDF描述
PWL6030B1AECMRR 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187
PWL6030B1A4CMRR 1-CHANNEL POWER SUPPLY SUPPORT CKT, PBGA187
PWL6030B1AFCMRR 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187
PWL6030B1A0CMRR 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187
PWL6030B1A0CMR 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA187
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PWLA211 制造商:Honeywell Sensing and Control 功能描述:
PWLA8390MTBLK20 制造商:Intel 功能描述:Server Adapter
PWLA8390MTG1P20 制造商:Intel 功能描述:INTEL PRO/1000 MT DESKTOP ADAPTER OEM VERSION - Bulk
PWLA8391GT 制造商:Intel 功能描述:GT Desktop Adapter 制造商:Intel 功能描述:Bulk
PWLA8391GT 864968 制造商:Intel 功能描述:INTEL PRO/1000 GT DESKTOP ADAPTER - Bulk