- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄190753 > PUMA68S4000/A-45 128K X 32 MULTI DEVICE SRAM MODULE, 45 ns, QMA68 PDF資料下載
參數(shù)資料
| 型號： | PUMA68S4000/A-45 |
| 元件分類： | SRAM |
| 英文描述： | 128K X 32 MULTI DEVICE SRAM MODULE, 45 ns, QMA68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 134K |
| 代理商： | PUMA68S4000/A-45 |
PUMA 68S4000/A - 020/025/35/45
ISSUE 4.4 : December 1999
7
Write Cycle No.2 Timing Waveform
Write Cycle No.2 Timing Waveform (1,5)
(1,5)
AC Write Characteristics Notes
(1) All write cycle timing is referenced from the last valid address to the first transition address.
(2) All writes occur during the overlap of CS1~4 and WE low.
(3) If OE, CS1~4, and WE are in the Read mode during this period, the I/O pins are low impedance state.
Inputs of opposite phase to the output must not be applied because bus contention can occur.
(4) Dout is the Read data of the new address.
(5) OE is continuously low.
(6) Address is valid prior to or coincident with CS1~4 and WE low, too avoid inadvertant writes.
(7) CS1~4 or WE must be high during address transitions.
(8) When CS1~4 are low : I/O pins are in the output state. Input signals of opposite phase leading to the
output should not be applied.
(9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to
output voltage levels. These parameters are sampled and not 100% tested.
t
AW
t
CW
WR(7)
WC
AS(6)
DW
DH
OH
OW
WHZ(3,9)
WP(2)
Don't
t
Address
CS1~4
WE
Dout
Din
t
Care
High-Z
(4)
(8)
Data Valid
Data Retetnion Waveform
t R
tCDR
4.5V
2.2V
4.5V
2.2V
0V
DATA RETENTION MODE
Vcc
CS1~4
V DR
CS1~4 > Vcc -0.2V
相關PDF資料 |
PDF描述 |
|---|---|
| PV54-150-FREQ | VCXO, CLOCK, 30 MHz - 167 MHz, PECL OUTPUT |
| PV54-200-FREQ | VCXO, CLOCK, 30 MHz - 80 MHz, PECL OUTPUT |
| PV52-200-FREQ | VCXO, CLOCK, 30 MHz - 80 MHz, PECL OUTPUT |
| PV54I-150G-156.25MHZ | VCXO, CLOCK, 156.25 MHz, PECL OUTPUT |
| PV54I-150G-150MHZ | VCXO, CLOCK, 150 MHz, PECL OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PUMA68S4000A-45 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
| PUMA68S4000AI-020 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
| PUMA68S4000AI-025 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
| PUMA68S4000AI-35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
| PUMA68S4000AI-45 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SRAM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。