參數(shù)資料
型號: PUMA68S16000XB-015
元件分類: SRAM
英文描述: 512K X 32 MULTI DEVICE SRAM MODULE, 15 ns, PQMA68
封裝: 25.27 X 25.27 X 5.08 MM, PLASTIC, LCC-68
文件頁數(shù): 9/12頁
文件大?。?/td> 145K
代理商: PUMA68S16000XB-015
Timing
Waveforms
Issue 5.2 March 2001
PAGE 6
Address
Data Out
Valid Data
t
RC
tAA
t
ACS
t
OLZ
t
CLZ(4,5)
t
CHZ(3,4,5)
t
OHZ
t
OH
/CS
/OE
NOTES(READ CYCLE)
1. /WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t
CHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V OH or
VOL levels.
4. At any given temperature and voltage condition, t CHZ(Max.) is less than t CLZ(Min.) both for a given device and from device to
device.
5. Transition is measured –200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with /CS=V IL.
7. Address valid prior to coincident with /CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
9. /CS=/CS1~4
t
OE
Previous Data Valid
Data Valid
Address
Data Out
tRC
t
AA
tOH
Read Cycle 1
(Address Controlled, /CS=/OE=V
IL, /WE=VIH)
Read Cycle 2
(/WE = V
IH)
相關(guān)PDF資料
PDF描述
PUMA68S4000/A-45 128K X 32 MULTI DEVICE SRAM MODULE, 45 ns, QMA68
PV54-150-FREQ VCXO, CLOCK, 30 MHz - 167 MHz, PECL OUTPUT
PV54-200-FREQ VCXO, CLOCK, 30 MHz - 80 MHz, PECL OUTPUT
PV52-200-FREQ VCXO, CLOCK, 30 MHz - 80 MHz, PECL OUTPUT
PV54I-150G-156.25MHZ VCXO, CLOCK, 156.25 MHz, PECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PUMA68S16000XB-017 制造商:MOSAIC 制造商全稱:MOSAIC 功能描述:512 K x 32 Static RAM
PUMA68S16000XB-20 制造商:MOSAIC 制造商全稱:MOSAIC 功能描述:512 K x 32 Static RAM
PUMA68S16000XB-25 制造商:MOSAIC 制造商全稱:MOSAIC 功能描述:512 K x 32 Static RAM
PUMA68S16000XBI-012 制造商:MOSAIC 制造商全稱:MOSAIC 功能描述:512 K x 32 Static RAM
PUMA68S16000XBI-015 制造商:MOSAIC 制造商全稱:MOSAIC 功能描述:512 K x 32 Static RAM