<menuitem id="hukjn"><label id="hukjn"><legend id="hukjn"></legend></label></menuitem>
<thead id="hukjn"><meter id="hukjn"><fieldset id="hukjn"></fieldset></meter></thead>
<dd id="hukjn"></dd>
<dfn id="hukjn"></dfn>
  • <li id="hukjn"><wbr id="hukjn"></wbr></li>
  •         


    
    



    

    
  
    
    
    
    
  
    
  
  

    





    


    
 
 




 
 


    

    
    


    參數(shù)資料
    

    


    


    
型號(hào)：
PSD935G1V-A-12UI

    

    
廠商：
意法半導(dǎo)體

    

    
英文描述：
Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 39pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: 100% Tin (Sn); Body Dimensions: 0.080&quot; x 0.050&quot; x 0.055&quot;; Container: Bag; Features: MIL-PRF-55681: R Failure Rate

    

    
中文描述：
在8片位微控制器可配置存儲(chǔ)系統(tǒng)

    

    
文件頁(yè)數(shù)：
60/91頁(yè)

    

    
文件大?。?/td>
488K

    

    
代理商：
PSD935G1V-A-12UI


    

    

    

	
    
    
    

    
    
	
    PSD935G2  
    PSD9XX Family
    59
    APD
    ALE
    Enable Bit
    0
    1
    1
    1
    PD Polarity
    X
    X
    1
    0
    ALE Level
    X
    Pulsing
    1
    0
    APD Counter
    Not Counting
    Not Counting
    Counting (Generates PDN after 15 Clocks)
    Counting (Generates PDN after 15 Clocks)
    Table 27.  APD Counter Operation
    The 
    PSD935G2
    Functional
    Blocks
    (cont.)
    9.5.2   Other Power Saving Options
    The PSD935G2 offers other reduced power saving options that are independent of the 
    Power Down Mode. Except for the SRAM Standby and CSI input features, they are
    enabled by setting bits in the PMMR0 and PMMR2 registers.
    9.5.2.1   Zero Power PLD
    The power and speed of the PLDs are controlled by the Turbo bit (bit 3) in the PMMR0. 
    By setting the bit to “1”, the Turbo mode is disabled and the PLDs consume Zero Power
    current when the inputs are not switching for an extended time of 70 ns. The propagation
    delay time will be increased after the Turbo bit is set to “1” (turned off) when the inputs
    change at a composite frequency of less than 15 MHz. When the Turbo bit is set to a “0”
    (turned on), the PLDs run at full power and speed. The Turbo bit affects the PLD’s D.C.
    power, AC power, and propagation delay. Refer to AC/DC spec for PLD timings.
    Note:
     Blocking MCU control signals with PMMR2 bits can further reduce PLD AC power
    consumption.
    9.5.2.2   SRAM Standby Mode (Battery Backup)
    The PSD935G2 supports a battery backup operation that retains the contents of the SRAM 
    in the event of a power loss. The SRAM has a Vstby pin (PE6) that can be connected to
    an external battery. When V
    CC
    becomes lower than Vstby then the PSD will automatically
    connect to Vstby as a power source to the SRAM. The SRAM Standby Current (Istby) is
    typically 0.5 μA. The SRAM data retention voltage is 2 V minimum. The battery-on 
    indicator (Vbaton) can be routed to PE7. This signal indicates when the V
    CC
    has dropped
    below the Vstby voltage and that the SRAM is running on battery power. 
    9.5.2.3   The CSI Input
    Pin PD2 of Port D can be configured in PSDsoft as the CSI input. When low, the signal 
    selects and enables the internal Flash, Boot Block, SRAM, and I/O for read or write 
    operations involving the PSD935G2. A high on the CSI pin will disable the Flash memory,
    Boot Block, and SRAM, and reduce the PSD power consumption. However, the PLD and
    I/O pins remain operational when CSI is high. 
    Note:
     there may be a timing penalty when
    using the CSI pin depending on the speed grade of the PSD that you are using. See the
    timing parameter t
    SLQV
    in the AC/DC specs.
    9.5.2.4   Input Clock
    The PSD935G2 provides the option to turn off the CLKIN input to the PLD AND array to 
    save AC power consumption. During Power Down Mode, or, if the CLKIN input is not 
    being used as part of the PLD logic equation, the clock should be disabled to save AC
    power. The CLKIN will be disconnected from the PLD AND array by setting bit 4 to a “1” 
    in PMMR0.
    9.5.2.5   MCU Control Signals
    The PSD935G2 provides the option to turn off the address input (A7-0) and input control 
    signals (CNTL0-2, ALE, and DBE) to the PLD to save AC power consumption. These 
    signals are inputs to the PLD AND array. During Power Down Mode, or, if any of them are
    not being used as part of the PLD logic equation, these control signals should be disabled
    to save AC power. They will be disconnected from the PLD AND array by setting bits 0, 2,
    3, 4, 5, and 6 to a “1” in the PMMR2.
    
    
    
    
    
    


    


    

    相關(guān)PDF資料
    		

    PDF描述
    		

    
    

    
PSD935G1V-A-15B81
Configurable Memory System on a Chip for 8-Bit Microcontrollers

    

    
PSD935G1V-A-15B81I
Configurable Memory System on a Chip for 8-Bit Microcontrollers

    

    
PSD935G1V-A-15J
Configurable Memory System on a Chip for 8-Bit Microcontrollers

    

    
PSD935G1V-A-15JI
Configurable Memory System on a Chip for 8-Bit Microcontrollers

    

    
PSD935G1V-A-15M
Configurable Memory System on a Chip for 8-Bit Microcontrollers

    

    

    

    


    


    

    相關(guān)代理商/技術(shù)參數(shù)
    		

    參數(shù)描述
    		

    
    

    
PSD935G2-90U
功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 TQFP-80 5V 4M 90N

 RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24

    

    
PSD935G2V-90U
功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD835G2V-90U

 RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24

    

    
PSD954F2-90J
功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD854F2-90J

 RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24

    

    
PSD954F2-90M
功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD854F2-90M

 RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24

    

    
PSD954F2V-90J
功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5.0V 2M 90ns

 RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24

    

    
    
    
    
	
    	
    
    
     
     
    發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
    
 
     
    

   	  
    
     

    
                    			    				      
    
                
    
                  
    
                    
                    
    
                      
    
                      
                      
    采購(gòu)需求
      (若只采購(gòu)一條型號(hào)，填寫一行即可)
    
                      
                      
    發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)
    
                      
                      
    發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)
    
                       
                        
    
                                
                                
    
                                    *型號(hào)
                                    *數(shù)量
                                    廠商
                                    批號(hào)
                                    封裝
                                  
    
                                    
                                
                                
    
                                    
                                        
    
                                            
                                            
                                        
    
                                        		
                                     
                                    
                                        
    
                                        		
                                    
                                        
    
                                        		
                                    
                                        
    
                                        		
                                    
                                        
    
                                        		
                                  
    
                                  
                                   
                                    
                            
    
                             
                             
							                            
    
                          添加更多采購(gòu)
    
                      
    
                      
                      
    
                      
                      
    我的聯(lián)系方式
    
                     
                     
                       
    
                                
                                
                                
    
                                    
                                         *
                                    
                                    
                                  
    
                                  
                                  
    
                                    
                                         *
                                    
                                    
                                  
    
                                  
                                  
    
                                    
                                        
                                    
                                    
                                  
    
                                  
                                  
    
                                    
                                         *