參數(shù)資料
型號: PSD613E1
英文描述: Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,4K位SRAM,26個可編程I/O,通用PLD有63個輸入)
中文描述: 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞(可編程邏輯,4K的位的SRAM,26我個可編程輸入/輸出,通用PLD的有63個輸入)
文件頁數(shù): 4/84頁
文件大?。?/td> 426K
代理商: PSD613E1
PSD6XX Family
11-4
The following table describes the pin names and pin functions of the PSD6XXE1. Pins that
have multiple names and/or functions are defined by configuration.
Table 2.
PSD6XXE1 Pin
Descriptions
Pin Name
Pin
Type
Function Description
ADIO0–7
30–37
I/O
Address/Data Port, interface to Microcontroller Bus
1. Input pins for multiplexed low order address/data byte.
ALE or AS latches address A0-7. The PSD drives data
out only if read is active and one of the internal PSD
functional blocks is selected.
2. Address A0-7 inputs for non-multiplexed bus or 80C251
mode
3. A4/D0-A11/D7 inputs in 80C51XA mode
4. Address (or latched address) inputs to PLD
ADIO8–15
39–46
I/O
Address/Data Port, interface to Microcontroller Bus
1. Address A8-15 inputs in 8-bit data bus mode, or as
multiplexed high order address/data byte inputs in 16-bit
data bus mode. ALE or AS latches address A8-15.
The PSD drives data out only if read is active and one of
the internal PSD functional blocks is selected.
2. Address A8-15 inputs in non-multiplexed bus mode
3. AD8-AD15 inputs in 80C251 mode
4. A12-A19 or A12/D8 - A19/D15 inputs in 80C51XA mode
5. Address (or latched address) inputs to PLD
CNTL0)
47
I
Write Input pin with multiple configurations. Depending on
the MCU interface selected, this pin can be:
1. WR – active low write input
2. R_W – read/write pin, low for write bus cycle
3. WRL – for 16 bit data bus only, write to low byte, active low
4. Control signal (CNTL0) input to PLD
(WR,
R_W,
WRL)
CNTL1
50
I
Read or Data Strobe Input pin with multiple configurations.
Depending on the MCU interface selected, this pin can be:
1. RD – active low read input
2. E – E clock input.
During a write bus cycle, E is high and R/W is low
During a read bus cycle, E is high and R/W is high
3. DS – Data Strobe, active low
4. LDS – Strobe for low data byte, 16-bit data bus mode,
active low
5. PSEN – Program Select Enable, active low in read bus
cycle (80C251 configuration)
6. Control signal (CNTL1) input to PLD
(RD,
E,
DS,
LDS,
PSEN)
CNTL2
49
I
Read or other Control input pin with multiple configurations.
Depending on the MCU interface selected, this pin can be:
1. PSEN – Program Select enable, active low in code fetch
bus cycle
2. BHE – High byte enable, 16-bit data bus
3. UDS – Strobe for high data byte, 16-bit data bus mode,
active low
4. SIZ0 – Byte enable input
5. Control signal (CNTL2) input or general input to PLD
(PSEN,
BHE,
UDS,
SIZ0)
相關(guān)PDF資料
PDF描述
PSD703S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD701S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD702S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD711S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD712S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD613E1-15L 制造商:WSI 功能描述:
PSD613E1-70J 制造商:WSI 功能描述:
PSD62 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges
PSD6241212 制造商:TDK-Lambda Corporation 功能描述:DC/DC,DUAL-OUT,12/-12V,0.25/-0.25A,6W - Bulk
PSD6-24-1212 功能描述:DC/DC轉(zhuǎn)換器 6W 12V 0.25A RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓(標(biāo)稱): 輸出端數(shù)量:1 輸出電壓(通道 1):3.3 V 輸出電流(通道 1):600 mA 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: