- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD603E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD603E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，4K的位的SRAM，26我個(gè)可編程輸入/輸出，通用PLD的有63個(gè)輸入） |
| 文件頁數(shù)： | 43/84頁 |
| 文件大?。?/td> | 426K |
| 代理商： | PSD603E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PSD6XX Family
11-43
I/O Ports
(cont.)
Port Registers
Each port has a set of registers used for configuration (PCR, Port Configuration Registers)
and data transfers (PDR, Port Data Registers). The contents of the registers can be
accessed by the microcontroller through normal read/write bus cycles at the addresses
given in Tables 27 and 27a . The address of the registers is comprised by that of the CSIOP
output from the DPLD plus an address offset as listed in the tables.
The pins of a port are individually configurable and each bit in the register controls its
respective pin. For example, Bit 0 in a register refers to Bit 0 in its port. The three Port
Configuration Registers, shown in Table 23, are used for setting the port configuration. Each
register is set to zero at power up.
Register Name
Port
MCU Access
Control
Direction
Drive*
A,B
A,B,C,D
A,B,C,D
Write/Read
Write/Read
Write/Read
Table 23. Port Configuration Registers
*
Note: See Table 25 for Drive Register bit definition.
Control Register
A zero in the Control Register sets the Port pin to MCU I/O for Port A and B. A “1” sets the
Port pin to Address Out mode. The default mode is MCU I/O.
Direction Register
Controls the direction of data flow in the I/O Ports. A “1” configures the port to be an
output, and a “0” to an input. The I/O configuration can be read from the Direction Register.
The default mode is input.
As shown in the Port Architecture diagram, the direction of data flow in Port A,B and C pins
are also controlled by the output enable (.oe) product term from the GPLD AND array. If the
.oe product term is not active, the Direction Register has sole control of the pin direction.
An example of a configuration for a port with the three least significant bits set to output
and the remainder set to input is shown in Table 24. The Port D register has only the three
least significant bits active.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
0
0
0
0
1
1
1
Table 24. Port Direction Assignment Example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD612E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| PSD613E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| PSD703S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD701S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD702S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD603E1-70L | 制造商:WSI 功能描述: |
| PSD60-A | 制造商:WALL 制造商全稱:Wall Industries,Inc. 功能描述:60 Watt Dual Output AC/DC Power Supply |
| PSD60-B | 制造商:WALL 制造商全稱:Wall Industries,Inc. 功能描述:60 Watt Dual Output AC/DC Power Supply |
| PSD61 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges |
| PSD611E1-15J | 制造商:WSI 功能描述: 制造商:WSI 功能描述:32K X 8 OTPROM, 26 I/O, PIA-GENERAL PURPOSE, PQCC52 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。