- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD602E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD602E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，4K的位的SRAM，26我個可編程輸入/輸出，通用PLD的有63個輸入） |
| 文件頁數(shù)： | 42/84頁 |
| 文件大?。?/td> | 426K |
| 代理商： | PSD602E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PSD6XX Family
11-42
I/O Ports
(cont.)
Port Operating Modes
(cont.)
Address In Mode
For microcontrollers that have more than 16 address lines, the higher addresses can be
connected to Port A, B, or C. The address input can be latched in the Input Micro
Cell by
ALE. Any input that is included in the DPLD equations for the PSD EPROM and SRAM is
considered as address input.
Data Port Mode
Port A and B can be used as data bus ports for a microcontroller with a non-multiplexed
address/data bus. The Data Port is connected to the data bus of the microcontroller. The
general I/O functions are disabled in Port A or B if the port is configured as Data Port.
Peripheral I/O Mode
Only Port A supports the Peripheral I/O mode whereby all of Port A serves as a
tri-stateable bi-directional data buffer of the microcontroller’s data bus. Peripheral mode is
enabled by setting Bit 7 of the VM Register to a “1”. Figure 21 shows that when Peripheral
mode is enabled and either PSEL0 and PSEL1 from the DPLD is active, Port A acts as a
bi-directional buffer for the microcontroller D[7:0] data bus. The buffer is tri-stated when
PSEL 0 or 1 is not active. The Peripheral I/O mode can be used to interface with external
peripherals.
Open Drain/Slew Rate Mode
Ports A (pins PA7-4) and B (pins PB7-4) and C (except PC2) can be configured as open
drain instead of CMOS outputs. The Open Drain configuration is useful for sinking large
currents to operate LEDs, for example. The Open Drain mode is enabled by writing a “1” to
the corresponding bit in the Drive Register.
Port A (PA3–0), Port B (PB3–0) and Port D can be configured as ECSPLD outputs that
have a high slew rate. The high slew rate is enabled by writing a “1” to the corresponding
bit in the Drive Register.
RD
PSEL0
PSEL1
VM REGISTER BIT 7
WR
PA0-PA7
D0-D7
DATA BUS
Figure 21. Port A Peripheral Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD603E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| PSD612E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| PSD613E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| PSD703S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD701S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD602E1-70L | 制造商:WSI 功能描述: |
| PSD603E1-70L | 制造商:WSI 功能描述: |
| PSD60-A | 制造商:WALL 制造商全稱:Wall Industries,Inc. 功能描述:60 Watt Dual Output AC/DC Power Supply |
| PSD60-B | 制造商:WALL 制造商全稱:Wall Industries,Inc. 功能描述:60 Watt Dual Output AC/DC Power Supply |
| PSD61 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。