參數資料
型號: PSD503B1-C-90JI
廠商: 意法半導體
英文描述: Low Cost Field Programmable Microcontroller Peripherals
中文描述: 低成本現場可編程微控制器外圍設備
文件頁數: 55/153頁
文件大?。?/td> 1036K
代理商: PSD503B1-C-90JI
PSD5XX Famly
52
The PSD5XX provides EPROM memory for code storage and SRAM memory for scratch
pad usage. Chip selects for the memory blocks come from the DPLD decoding logic and are
defined by the user in the PSDsoft Software. Figure 26 shows the organization of the
Memory Block.
All PSD families use Zero-power memory techniques that place memory into standby
between MCU accesses. The memory becomes active briefly after an address transition,
then delivers new data to the outputs, latches the outputs, and returns to standby. This is
done automatically and the designer has to do nothing special to benefit from this feature.
9.4.1 EPROM
The PSD5XX provides three EPROM densities: 256Kbit, 512Kbit or 1Mbit. The EPROM
is divided into four 8K, 16K or 32K byte blocks. Each block has its own chip select signals
(ES0 – ES3). The EPROM can be configured as 32K x 8, 64K x 8 or 128K x 8 for
microcontrollers with an 8-bit data bus. For 16-bit data buses, the EPROM is configured as
16K x 16, 32K x 16, or 64K x 16.
9.4.2 SRAM
The SRAM has 16Kbits of memory, organized as 2K x 8 or 1K x 16. The SRAM is enabled
by the chip select signal RS0 from the DPLD. The SRAM has a battery back-up (STBY)
mode. This back-up mode is invoked when the V
CC
voltage drops under the VSTBY voltage
by 0.6 V. The VSTBY voltage is connected only to the SRAM and cannot be lower than
2.7 volts. The SRAM Data Retention voltage is 2 volts.
9.4.3 Memory Select Map
The EPROM and SRAM chip select equations are defined in the ABEL file in terms of
address and other DPLD inputs. The memory space for the EPROM chip select
(ES0 – ES3) should not be larger than the EPROM block (8KB, 16KB or 32KB) it is
selecting.
The following rules govern how the internal PSD5XX memory selects/space are defined:
J
The EPROM blocks address space cannot overlap
J
SRAM, internal I/O and Peripheral I/O space cannot overlap
J
SRAM, internal I/O and Peripheral I/O space can overlap EPROM space, with priority
given to SRAM or I/O. The portion of EPROM which is overlapped cannot be accessed.
The Peripheral I/O space refers to memory space occupied by peripherals when Port A is
configured in the Peripheral I/O Mode.
9.4
Memory
Block
相關PDF資料
PDF描述
PSD503B1-C-90UI Low Cost Field Programmable Microcontroller Peripherals
PSD512B1-C-15J Low Cost Field Programmable Microcontroller Peripherals
PSD512B1-C-15L Low Cost Field Programmable Microcontroller Peripherals
PSD512B1-C-15U Low Cost Field Programmable Microcontroller Peripherals
PSD512B1-C-70J Low Cost Field Programmable Microcontroller Peripherals
相關代理商/技術參數
參數描述
PSD503B1C-90JI 功能描述:外圍驅動器與原件 - PCI 5V 1M (128Kx8) 90ns RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PSD503B1-C-90UI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD51 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges
PSD511B1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PSD5XX/ZPSD5XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
PSD511B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral