參數(shù)資料
型號： PSD413F
英文描述： Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個可編程I/O,通用PLD有59個輸入)
中文描述： 現(xiàn)場可編程微控制器外圍設(shè)備與快閃記憶體（可編程邏輯，16K的位的SRAM，35余個可編程輸入/輸出，通用PLD的有59個輸入）
文件頁數(shù)： 45/98頁
文件大?。?/td> 365K
代理商： PSD413F
PSD413F Family
6-45
ADVANCE INFORMATION
Port Registers
There are two sets of registers per I/O port: the Port Configuration Registers (PCR) which
consist of four 8-bit registers; and the Port Data Registers (PDR) which include three 8-bit
registers. The PCR is used for setting up the port configuration, while the PDR enables the
microcontroller to write or read port data or status bits. Tables 10 and 11 show the names
and the registers and the ports to which they belong.
All the registers in the PCR and PDR are 8-bits wide and each bit is associated with a
pin in the I/O port. In Table 12, the LSB of the Data In Register of Port D is connected to
pin PD0, and the MSB is connected to PD7. This pin configuration also applies to other
registers and ports. For example, in the Direction Register of Port D, writing a hex value of
07 to the register configures pins PD0 – PD2 as output pins, while PD3 – PD7 remain as
input pins.
Registers can be accessed by the microcontroller during normal read/write bus cycles.
The I/O address offset of the registers are listed in the System Configuration section and in
Table 13.
Table 9. Operating Modes of the I/O Ports
Table 9 summarizes the operating modes of the I/O ports. Not all the functions are
available to every port.
Port Mode
Port A
Port B
Port C
Port D
Port E
Standard MCU I/O
Yes
Yes
Yes
Yes
Yes
PLD I/O
Yes
Yes
Input Only
Input Only
Yes
Address Out
Yes
Yes
Yes
Yes
Yes
Address In
Yes
Yes
*
Yes
*
Yes
*
Data Port
Yes
Yes
Alternate Function In
Yes
Open Drain
Yes
Yes
*
For external decoding. Cannot be latched by ALE
Open Drain Outputs
This mode enables the user to configure Ports C and D pins as open drain outputs. CMOS
output is the default configuration. Writing “1” to the corresponding bit in the Open Drain
Register changes the pin to open drain output.
I/O Ports
(Cont.)
相關(guān)PDF資料
PDF描述
PSD413A2F Field Programmable Microcontroller Peripherals with Flash Memory(可編程邏輯，16K位SRAM,35個可編程I/O,通用PLD有59個輸入)
PSD4235G2(中文) Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統(tǒng)可編程外圍芯片)
PSD4235G2 Flash In-System-Programmable Peripherals for 16-Bit MCUs(用于16位MCU的閃速在系統(tǒng)可編程外圍芯片)
PSD4235G2 FLASH IN-SYSTEM PROGRAMMABLE (ISP) PERIPHERALS FOR 16-BIT MCUS (5V SUPPLY)
PSD4235G2V -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a TO-254AA package; A JANSR2N7426 with Standard Packaging
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD4-16 制造商:Tamura Corporation of America 功能描述:
PSD4-20 制造商:MICROTRAN 功能描述:POWER TRANSFORMER, 6 VA
PSD4235G2-70U 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
PSD4235G2-90U 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD4235G2-90UI 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*