- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368166 > PSD4135G1V-90U (意法半導(dǎo)體) Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.01uF; Working Voltage (Vdc)[max]: 50V; Capacitance Tolerance: +/-5%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1825; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.177" x 0.252"; Container: Bulk; Features: Unmarked PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD4135G1V-90U |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.01uF; Working Voltage (Vdc)[max]: 50V; Capacitance Tolerance: +/-5%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1825; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.177" x 0.252"; Container: Bulk; Features: Unmarked |
| 中文描述： | Flash在系統(tǒng)可編程外設(shè)的16位微控制器 |
| 文件頁數(shù)： | 33/93頁 |
| 文件大?。?/td> | 503K |
| 代理商： | PSD4135G1V-90U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
PSD4000 Series
Preliminary Information
30
The
PSD4000
Functional
Blocks
(cont.)
9.1.5 Memory ID Registers
The 8-bit read only memory status registers are included in the CSIOP space. The user
can determine the memory configuration of the PSD device by reading the Memory ID0
and Memory ID1 registers. The content of the registers are defined as follow:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
S_size 3
S_size 2
S_size 1
S_size 0
F_size 3
F_size 2
F_size 1
F_size 0
Memory_ID0 Register
Main Flash Size
(Bit)
none
256K
512K
1M
2M
4M
8M
F_size3
0
0
0
0
0
0
0
F_size2
0
0
0
0
1
1
1
F_size1
0
0
1
1
0
0
1
F_size0
0
1
0
1
0
1
0
Bit Definition
SRAM Size
(Bit)
none
16K
32K
64K
S_size3
0
0
0
0
S_size2
0
0
0
0
S_size1
0
0
1
1
S_size0
0
1
0
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
*
*
B_type 1
B_type 0
B_size 3
B_size 2
B_size 1
B_size 0
Memory_ID1 Register
*
Not used bit should be set to zero.
Boot Block Size
(Bit)
none
128K
256K
512K
B_size3
0
0
0
0
B_size2
0
0
0
0
B_size1
0
0
1
1
B_size0
0
1
0
1
Bit Definition
B_type1
0
0
B_type0
0
1
Boot Block Type
Flash
EEPROM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD4135G1V-90UI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12B81I | CAP 0.01UF 50V 5% NP0(C0G) SMD-1825 TR-7-PL SN-NIBAR |
| PSD4135G1V-A-12J | Ceramic Chip Capacitors / Standard C0G; Capacitance [nom]: 0.01uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 1825; Termination: Tin Plated Nickel Barrier; Body Dimensions: 0.177" x 0.252"; Container: Bulk; Features: Unmarked |
| PSD4135G1V-A-12JI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12M | CAP 0.01UF 100V 10% NP0(C0G) SMD-1825 TR-7-PL SN-NIBAR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4135G1V-90UI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12B81 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12B81I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135G1V-A-12JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。