- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368164 > PSD4135F3-C-20MI (意法半導體) Flash In-System-Programmable Peripherals for 16-Bit MCUs PDF資料下載
參數(shù)資料
| 型號： | PSD4135F3-C-20MI |
| 廠商： | 意法半導體 |
| 英文描述： | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| 中文描述： | Flash在系統(tǒng)可編程外設的16位微控制器 |
| 文件頁數(shù)： | 34/93頁 |
| 文件大?。?/td> | 503K |
| 代理商： | PSD4135F3-C-20MI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Preliminary Information
PSD4000 Series
31
The
PSD4000
Functional
Blocks
(cont.)
9.2 PLDs
The PLDs bring programmable logic functionality to the PSD4000. After specifying the
logic for the PLDs in PSDsoft, the logic is programmed into the device and available upon
power-up.
The PSD4000 contains two PLDs: the Decode PLD (DPLD), and the General Purpose
PLD (GPLD). The PLDs are briefly discussed in the next few paragraphs, and in more
detail in sections 9.2.1 and 9.2.2. Figure 10 shows the configuration of the PLDs.
The DPLD performs address decoding for internal components, such as memory,
registers, and I/O port selects.
The GPLD can be used to generate external chip selects, control signals or logic functions.
The GPLD has 24 outputs that are connected to Port A, B and C.
The AND array is used to form product terms. These product terms are specified using
PSDsoft. An Input Bus consisting of 66 signals is connected to the PLDs. The signals are
shown in Table 12. The complement of the 66 signals are also available as inputs to the
AND array.
Input Source
Input Name
Number
of Signals
MCU Address Bus
MCU Control Signals
Reset
Power Down
Port A Input
Port B Input
Port C Input
Port D Inputs
Port F Inputs
Page Register
Flash Programming Status Bit
A[15:0]
*
CNTL[2:0]
RST
PDN
PA[7-0]
PB[7-0]
PC[7-0]
PD[3:0]
PF[7:0]
PGR(7:0)
Rdy/Bsy
16
3
1
1
8
8
8
4
8
8
1
Table 12. DPLD and GPLD Inputs
NOTE:
The address inputs are A[19:4] in 80C51XA mode.
The Turbo Bit
The PLDs in the PSD4000 can minimize power consumption by switching to standby
when inputs remain unchanged for an extended time of about 70 ns. Setting the Turbo
mode bit to off (Bit 3 of the PMMR0 register) automatically places the PLDs into standby if
no inputs are changing. Turbo-off mode increases propagation delays while reducing
power consumption. Refer to the Power Management Unit section on how to set the Turbo
Bit. Additionally, five bits are available in the PMMR2 register to block MCU control signals
from entering the PLDs. This reduces power consumption and can be used only when
these MCU control signals are not used in PLD logic equations.
相關PDF資料 |
PDF描述 |
|---|---|
| PSD4135F3-C-20U | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-20UI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-70B81 | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-70B81I | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-70J | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4135F3-C-20U | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-20UI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-70B81 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-70B81I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4135F3-C-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System-Programmable Peripherals for 16-Bit MCUs |
發(fā)布緊急采購，3分鐘左右您將得到回復。