- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368146 > PSD304RL Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD304RL |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，無(wú)的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有16個(gè)輸入） |
| 文件頁(yè)數(shù)： | 7/127頁(yè) |
| 文件大小： | 682K |
| 代理商： | PSD304RL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
PSD3XX Famly
2-7
Description
This pin has two configurations. When it is CSI (A19/CSI = 0) and
the pin is asserted high, the device is deselected and powered
down. (See Tables 12 and 13 for the chip state during power-down
mode.) If the pin is asserted low, the chip is in normal operational
mode. When it is configured as A19, (A19/CSI = 1), this pin
can be used as an additional input to the PAD. CADLOG3 = 1
(CATD = 1 for PSD3X1) defines the pin as an address;
CADLOG3 = 0 (CATD = 0 for PSD3X1) defines it as a logic input.
If it is an address, A19 can be latched with ALE (CADDHLT = 1) or
be a transparent logic input (CADDHLT = 0). In this mode, there is
no power-down capability.
This user-programmable pin can be configured to reset on high
level (CRESET = 1) or on low level (CRESET = 0). It should
remain active for at least 100 ns. See Tables 10 and 11 and
Figure 11 for reset details.
In the multiplexed modes, the ALE pin functions as an Address
Latch Enable or as an Address strobe and can be configured as
an active high or active low signal. The ALE or AS trailing edge
latches lines AD15/A15–AD0/A0 and A16–A19 in 16-bit mode
(AD7/A7–AD0/A0 and A16–A19 in 8-bit mode) and BHE,
depending on the PSD3XX configuration. See Table 8. In the
non-multiplexed modes (PSD3X2/3X3), it can be used as a
general-purpose logic input to the PAD.
PA7–PA0 is an 8-bit port that can be configured to track
AD7/A7–AD0/A0 from the input (CPAF2 = 1). Otherwise
(CPAF2 = 0), each bit can be configured separately as an I/O or
lower-order latched address line. When configured as an I/O
(CPAF1 = 0), the direction of the pin is defined by its direction bit,
which resides in the direction register. If a pin is an I/O output, its
data bit (which resides in the data register) comes out. When it is
configured as a low-order address line (CPAF1 =1), A7–A0
can be made the corresponding output through this port (e.g., PA6
can be configured to be the A6 address line). Each port bit
can be a CMOS output (CPACOD = 0) or an open drain output
(CPACOD = 1). When the chip is in non-multiplexed mode
(CADDRAT = 0), the port becomes the data bus lines (D0–D7).
See Figure 4.
PB7–PB0 is an 8-bit port for which each bit can be configured as
an I/O (CPBF = 1) or chip-select output (CPBF = 0). Each port bit
can be a CMOS output (CPBCOD = 0) or an open drain output
(CPBCOD = 1). When configured as an I/O, the direction of the
pin is defined by its direction bit, which resides in the direction
register. If a pin is an I/O output, its data (which resides in the data
register) comes out. When configured as a chip-select output,
CS0–CS3 are a function of up to four product terms of the inputs to
the PAD B; CS4–CS7 then are each a function of up to two
product terms. On the PSD301/302/303, when the chip is in
non-multiplexed mode (CADDRAT = 0) and the data bus width is
16 (CDATA = 1), the port becomes the data bus (D8–D15).
See Figure 6.
Table 1.
PSD3XX Pin
Descriptions
(Cont.)
Name
Type
A19/CSI
I
RESET
I
ALE
or
AS
I
PA7
PA6
PA5
PA4
PA3
PA2
PA1
PA0
I/O
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
I/O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD312L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD313L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD314RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD301 | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD304RL-15J | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304RL-15JI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304RL-15LI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304RL-15LM | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
| PSD304RL-15U | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。