參數(shù)資料
型號: PPC440SP-RFC667C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: PowerPC 440SP Embedded Processor
中文描述: 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783
封裝: 29 X 29 MM, 1 MM PITCH, PLASTIC, FCBGA-783
文件頁數(shù): 11/85頁
文件大?。?/td> 615K
代理商: PPC440SP-RFC667C
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
Data Sheet
AMCC Proprietary
11
PCI Power Management Version 1.1
PCI arbitration function with PCI-X Mode 2 support (optional)
PCI register set addressable both from on-chip processor and PCI device sides
Ability to boot from PCI-X bus memory
Error tracking/status
Supports initiation of transfer to the following address spaces:
– Single beat I/O reads and writes
– Single beat and burst memory reads and writes
– Single beat configuration reads and writes (Type 0 and Type 1)
– Single beat special cycles
PCI-X initialization sequence support (frequency & mode determination)
Support for unexpected split completions
Outbound transaction split discard timers
Vital Product Data (VPD) support
PCI-to-PCI opaque bridge
DDR1/DDR2 SDRAM Memory Controller
The DDR2 SDRAM memory controller supports industry standard 184-pin DIMMs, SO-DIMMs, and other discrete
devices. Global memory timings, address and bank sizes, and memory addressing modes are programmable. The
DDR2 SDRAM controller interfaces to the PLB through a Memory Queue (MQ) function that includes six high-
speed 1KB FIFO buffers.
Features include:
Registered and non-registered industry standard DIMMs
DDR1 266-333-400
DDR2 400-533-667
64-and 32-bit memory interfaces with optional 8-bit ECC (SEC/DED)
5.32GB/s peak bandwidth for the 64-bit interface
2.66GB/s peak bandwidth for the 32-bit interface
Two chip (bank) select signals supporting two external banks
CAS latencies of 2, 3, 4, 5, 6, and 7 supported
Page mode accesses (up to 32 open pages) with configurable paging policy
Look-ahead request queue with programmable depth of four commands.
Optional optimized command scheduling (activate/precharge non-conflicting banks while accessing the current
bank)
Up to 4GB in two external banks
Programmable address mapping and timing
Hardware and software initiated self-refresh
Sync DRAM configuration by means of mode register and extended mode register set commands
Power management (self-refresh, suspend, sleep)
Low Latency & High Bandwidth PLB ports
Selectable PLB read response (immediate or deferred)
Programmable Low Latency & High Bandwidth arbitration schemes
High Bandwidth port has four 1KB read buffers and two1KB write buffers
Low Latency port has four 128B read buffers and two 128B write buffers
External Peripheral Bus Controller (EBC)
Features include:
Support 2MB Boot ROM
Up to three ROM, EPROM, SRAM, Flash memory, and slave peripherals supported
Burst and non-burst devices
8-bit data bus
相關(guān)PDF資料
PDF描述
PPC440SP-RNC533C PowerPC 440SP Embedded Processor
PPC440SP-RNC667C PowerPC 440SP Embedded Processor
PPC50505
PPC511
PPC603EFACT MPC603e Host Processor Fact Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440SP-RNC533C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor
PPC440SP-RNC667C 制造商:AMCC 功能描述:AMCPPC440SP-RNC667C PWR PROCESSOR CORE
PPC-46 功能描述:電源變壓器 115/230Vac 50/60Hz 1.5VA RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
PPC460EX-NUA1000T 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays
PPC460EX-NUA1200T 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 1.2 GHZ, 2 10/100/1G ETHERNET, US - Trays