參數(shù)資料
型號(hào): PPC440GX-3RF800CZ
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: Power PC 440GX Embedded Processor
中文描述: 32-BIT, 800 MHz, RISC PROCESSOR, CBGA552
封裝: 25 X 25 MM, ROHS COMPLIANT, CERAMIC, FBGA-552
文件頁數(shù): 10/93頁
文件大?。?/td> 794K
代理商: PPC440GX-3RF800CZ
440GX – Power PC 440GX Embedded Processor
10
AMCC
Revision 1.15 – August 30, 2007
Data Sheet
PowerPC 440 Processor Core
The PowerPC 440 processor core is designed for high-end applications: RAID controllers, SAN, ISCSI, routers,
switches, printers, set-top boxes, etc. It is the first processor core to implement the Book E PowerPC embedded
architecture and the first to use the 128-bit version of IBM’s on-chip CoreConnect Bus Architecture.
Features include:
Up to 800MHz operation
PowerPC Book E architecture
32KB I-cache, 32KB D-cache
- UTLB Word Wide parity on data and tag address parity with exception force
Three logical regions in D-cache: locked, transient, normal
D-cache full line flush capability
41-bit virtual address, 36-bit (64GB) physical address
Superscalar, out-of-order execution
7-stage pipeline
3 execution pipelines
Dynamic branch prediction
Memory management unit
- 64-entry, full associative, unified TLB with parity
- Separate instruction and data micro-TLBs
- Storage attributes for write-through, cache-inhibited, guarded, and big or little endian
Debug facilities
- Multiple instruction and data range breakpoints
- Data value compare
- Single step, branch, and trap events
- Non-invasive real-time trace interface
24 DSP instructions
- Single-cycle multiply and multiply-accumulate
- 32 x 32 integer multiply
- 16 x 16 -> 32-bit MAC
Internal Buses
The PowerPC 440GX features three IBM standard on-chip buses: the Processor Local Bus (PLB), the On-Chip
Peripheral Bus (OPB), and the Device Control Register Bus (DCR). The high performance, high bandwidth cores
such as the PowerPC 440 processor core, the DDR SDRAM memory controller, and the PCI-X bridge connect to
the PLB. The OPB hosts lower data rate peripherals. The daisy-chained DCR provides a lower bandwidth path for
passing status and control information between the processor core and the other on-chip cores.
Features include:
PLB
- 128-bit implementation of the PLB architecture
- Separate and simultaneous read and write data paths
- 64-bit address
- Simultaneous control, address, and data phases
- Four levels of pipelining
- Byte enable capability supporting unaligned transfers
- 32- and 64-byte burst transfers
- 166MHz, maximum 5.2GB/s (simultaneous read and write)(200MHz for 800MHz Rev F parts)
- Processor:bus clock ratios of N:1 and N:2
相關(guān)PDF資料
PDF描述
PPC440GX-3CC533S Power PC 440GX Embedded Processor
PPC440GX-3CC667S Power PC 440GX Embedded Processor
PPC440GX-3CF400C Power PC 440GX Embedded Processor
PPC440GX-3CF533C Power PC 440GX Embedded Processor
PPC440GX-3CF533CZ Power PC 440GX Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440SP 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor
PPC440SP-3FB533C 制造商:AMCC 功能描述: 制造商:AppliedMicro 功能描述:
PPC440SP-AFC533C 制造商:AMCC 功能描述:AMCPPC440SP-AFC533C POWER PC
PPC440SP-AFC667C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor
PPC440SP-ANC533C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SP Embedded Processor