參數(shù)資料
型號: PPC440GP-3CC333C
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: Power PC 440GP Embedded Processor
中文描述: 32-BIT, 333 MHz, RISC PROCESSOR, CBGA552
封裝: 25 X 25 MM, CERAMIC, BGA-552
文件頁數(shù): 48/83頁
文件大?。?/td> 773K
代理商: PPC440GP-3CC333C
440GP – Power PC 440GP Embedded Processor
48
AMCC
Revision 1.07 – October 4, 2007
Data Sheet
Signal Functional Description
(Sheet 1 of 7)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω
to 3.3V, 10k
Ω
to 5V
)
3. Must pull down (recommended value is 1k
Ω
)
4. If not used, must pull up (recommended value is 3k
Ω
to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
PCI-X Interface
PCIXAD00:63
Address/Data bus (bidirectional).
I/O
3.3V PCI
PCIXC0:7[BE0:7]
PCI-X Command[Byte Enables]
.
I/O
3.3V PCI
PCIXCap
Capable of PCI-X operation.
I
5V tolerant
3.3V LVTTL
5
PCIX133Cap
PCI-X devices are 133 MHz capable.
O
3.3V PCI
PCIXClk
Provides timing to the PCI interface for PCI transactions.
Note:
If the PCI-X interface is not being used, drive this pin with a
3.3V clock signal at a frequency between 1 and 66MHz
I
3.3V PCI
PCIXDevSel
Indicates the driving device has decoded its address as the target
of the current access.
I/O
3.3V PCI
4
PCIXFrame
Driven by the current master to indicate beginning and duration of
an access.
I/O
3.3V PCI
4
PCIXGnt0
Indicates that the specified agent is granted access to the bus.
I/O
3.3V PCI
4
PCIXGnt1
Indicates that the specified agent is granted access to the bus.
I/O
3.3V PCI
4
PCIXGnt2:5
Indicates that the specified agent is granted access to the bus.
O
3.3V PCI
PCIXIDSel
Used as a chip select during configuration read and write
transactions.
I
3.3V PCI
5
PCIXINT
Level sensitive PCI interrupt.
O
3.3V PCI
PCIXIRDY
Indicates initiating agent’s ability to complete the current data
phase of the transaction.
I/O
3.3V PCI
4
PCIXM66En
Capable of 66MHz operation.
I
5V tolerant
3.3V LVTTL
5
PCIXParHigh
Even parity across PCIAD32:63 and PCIXC0:3[BE4:7].
I/O
3.3V PCI
PCIXParLow
Even parity across PCIAD0:31 and PCIXC0:3[BE0:3].
I/O
3.3V PCI
PCIXPErr
Reports data parity errors during all PCI transactions except a
Special Cycle.
I/O
3.3V PCI
4
PCIXReq0
An indication to the PCI-X arbiter that the specified agent wishes
to use the bus.
I/O
3.3V PCI
4
PCIXReq1:5
An indication to the PCI-X arbiter that the specified agent wishes
to use the bus.
I
3.3V PCI
4
PCIXReq64
Asserted by the current bus master, indicating a 64-bit transfer.
I/O
3.3V PCI
4
PCIXAck64
Indicates the target can transfer data using 64 bits.
I/O
3.3V PCI
4
PCIXReset
Brings PCI device registers and logic to a consistent state.
O
3.3V PCI
PCIXSErr
Reports address parity errors, data parity errors on the Special
Cycle command, or other catastrophic system errors.
I/O
3.3V PCI
4
PCIXStop
Indicates the current target is requesting the master to stop the
current transaction.
I/O
3.3V PCI
4
PCIXTRDY
I
ndicates the target agent’s ability to complete the current data
phase of the transaction.
I/O
3.3V PCI
4
相關(guān)PDF資料
PDF描述
PPC440GP-3CC400C Power PC 440GP Embedded Processor
PPC440GP-3CC400CZ Power PC 440GP Embedded Processor
PPC440GP-3CC400E Power PC 440GP Embedded Processor
PPC440GP-3CC400EZ Power PC 440GP Embedded Processor
PPC440GP-3CC466C Power PC 440GP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440GP-3CC400C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor
PPC440GP-3CC400CZ 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor
PPC440GP-3CC400E 制造商:AppliedMicro 功能描述:MPU 440GP RISC 32-Bit/64-Bit 0.18um 400MHz 3.3V 552-Pin CBGA Tray
PPC440GP-3CC400EZ 制造商:AppliedMicro 功能描述:MPU 440GP RISC 32-Bit/64-Bit 0.18um 400MHz 3.3V 552-Pin CBGA T/R
PPC440GP-3CC466C 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor