參數(shù)資料
型號： PPC440EP-3pbfffCx
廠商： Applied Micro Circuits Corp.
英文描述： Power PC 440EP Embedded Processor
中文描述： 440EP的Power PC嵌入式處理器
文件頁數(shù)： 57/84頁
文件大?。?/td> 541K
代理商： PPC440EP-3PBFFFCX
AMCC Proprietary
57
440EP – PPC440EP Embedded Processor
Data Sheet
Revision 1.26 – April 25, 2007
System Interface
SysClk
Main system clock input.
Clock
3.3V tolerant
2.5V CMOS
SysErr
Set to 1 when a machine check is generated.
O
3.3V tolerant
2.5V CMOS
SysReset
Main system reset. External logic can drive this bidirectional
pin low (minimum of 16 cycles) to initiate a system reset. A
system reset can also be initiated by software. Implemented as
an open-drain output (two states; 0 or open circuit).
I/O
3.3V tolerant
2.5V CMOS
1, 2
Halt
Halt from external debugger.
I
3.3V LVTTL
1, 4
TmrClk
Processor timer external input clock.
I
3.3V tolerant
2.5V CMOS
GPIO00:63
General purpose I/O 0 through 63. To access these functions,
software must set DCR register bits.
I/O
Multiplex
TestEn
Test Enable.
I
3.3V LVTTL
3
RcvrInh
Receiver Inhibit. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
ModeCtrl
Mode Control. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
LeakTest
Leakage Test. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
RefEn
Reference Enable. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
DrvrInh1
Driver Inhibit. Active only when TestEn is active. Used for
manufacturing test only.
I
3.3V tolerant
2.5V CMOS
DrvrInh2
Driver Inhibit. Active only when TestEn is active. Used for
manufacturing test only.
I
3.3V LVTTL
PSROOut
Module characterization and screening. Use for test purposes
only. Tie down as specified in Note 3 for normal operation.
O
Perf screen
ring osc
1, 3
Table 6. Signal Functional Description (Sheet 8 of 9)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω
to 3.3V
)
3. Must pull down (recommended value is 1k
Ω
)
4. If not used, must pull up (recommended value is 3k
Ω
to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω
)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
PPC440GP-3CC333C Power PC 440GP Embedded Processor
PPC440GP-3CC400C Power PC 440GP Embedded Processor
PPC440GP-3CC400CZ Power PC 440GP Embedded Processor
PPC440GP-3CC400E Power PC 440GP Embedded Processor
PPC440GP-3CC400EZ Power PC 440GP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440EP-5JC333 制造商:AppliedMicro 功能描述:
PPC440EPX-NPAFFFTS 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440EPx Embedded Processor
PPC440EPX-NTA400E 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440EPX-NTA400EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440EPX-NTA533E 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*