- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368095 > PPC405GP-3FE266CZ (APPLIEDMICRO INC) Power PC 405GP Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC405GP-3FE266CZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Power PC 405GP Embedded Processor |
| 中文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 |
| 封裝： | 35 X 35 MM, PLASTIC, LEAD FREE, EBGA-456 |
| 文件頁數(shù)： | 10/59頁 |
| 文件大?。?/td> | 782K |
| 代理商： | PPC405GP-3FE266CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
405GP – Power PC 405GP Embedded Processor
10
AMCC
Revision 2.03 – September 7, 2007
Data Sheet
Supports PCI target access to all PLB address spaces
Supports PowerPC processor boot from PCI memory
SDRAM Memory Controller
The PPC405GP Memory Controller core provides a low latency access path to SDRAM memory. A variety of
system memory configurations are supported. The memory controller supports up to four physical banks. Up to
256MB per bank are supported, up to a maximum of 1GB. Memory timings, address and bank sizes, and memory
addressing modes are programmable.
Features include:
11x8 to 13x11 addressing for SDRAM (2- and 4-bank)
32-bit memory interface support
Programmable address compare for each bank of memory
Industry standard 168-pin DIMMS are supported (some configurations)
4MB to 256MB per bank
Programmable address mapping and timing
Auto refresh
Page mode accesses with up to 4 open pages
Power management (self-refresh)
Error checking and correction (ECC) support
- Standard single-error correct, double-error detect coverage
- Aligned nibble error detect
- Address error logging
External Peripheral Bus Controller (EBC)
Supports eight banks of ROM, EPROM, SRAM, Flash memory, or slave peripherals
Burst and non-burst devices
8-, 16-, 32-bit byte-addressable data bus width support
Latch data on Ready
Programmable 2K clock time-out counter with disable for Ready
Programmable access timing per device
- 0–255 wait states for non-bursting devices
- 0–31 burst wait states for first access and up to 7 wait states for subsequent accesses
- Programmable CSon, CSoff relative to address
- Programmable OEon, WEon, WEoff (0 to 3 clock cycles) relative to CS
Programmable address mapping
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC405GPR-3KB400Z | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB266 | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB266Z | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB333 | Power PC 405GPr Embedded Processor |
| PPC405GPR-3BB333Z | Power PC 405GPr Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405GP-3KE133C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GP Embedded Processor |
| PPC405GP-3KE133CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GP Embedded Processor |
| PPC405GP-3KE200C | 制造商:AppliedMicro 功能描述:MPU 405GP RISC 32-Bit 0.25um 200MHz 3.3V 456-Pin EBGA Tray |
| PPC405GP-3KE200CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GP Embedded Processor |
| PPC405GP-3KE266C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GP Embedded Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。