- 您現在的位置：買賣IC網 > PDF目錄378057 > PM8621-BIAP (PMC-SIERRA INC) NSE-8G⑩ Standard Product Data Sheet Preliminary PDF資料下載
參數資料
| 型號： | PM8621-BIAP |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | NSE-8G⑩ Standard Product Data Sheet Preliminary |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PBGA480 |
| 封裝： | 35 X 35 MM, 1.47 MM HEIGHT, UBGA-480 |
| 文件頁數： | 160/184頁 |
| 文件大?。?/td> | 1122K |
| 代理商： | PM8621-BIAP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁當前第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁
NSE-8G Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010850, Issue 1
159
Consider a request to route an octet from ingress port
i
to egress port
j,
where
i
and j range from
0 to 3, over four ports corresponding to the four SBS devices. To make this connection, we must
find a timeslot in the NSE-8G which can accept an octet from the ingress SBS and send an octet
to the egress SBS. If the NSE-8G has these two slots free in the same timeslot, then the SBSs
must also have the corresponding slot free. The actual routing of the sample is accomplished in
several steps. The octet is:
1.
mapped to the free timeslot by the ingress SBS port,
2.
picked up by the NSE-8G in that timeslot
on the port from the ingress SBS and mapped to the
port which leads to the egress SBS,
3.
picked up by the egress SBS in the expected timeslot.
It may not be possible to find a free time which connects the ingress SBS to the egress SBS, even
though both SBS devices have unused capacity into the NSE-8G core (the ingress SBS may have
a free timeslot at time
i
and the egress SBS may have a free timeslot at time
j,
but
i ~= j).
Such
cases require a more complex algorithm which is capable of disconnecting and reconnecting other
connections to make space for the new
i
to
j
connection. (Disconnection and reconnection of
other connections is done hitlessly by NSE/SBS fabrics.) This more sophisticated algorithm is
described in the remainder of this section.
12.13.3 Bi-partite graphs
A general solution to the connection problem is a schedule where each connection is assigned to
one of the 9720 timeslots in each time stage such that no two connections conflict. This solution
then maps to physical switch settings for the SBS and NSE-8G devices. The following definitions
allow us to represent the problem as an abstract graph problem:
1.
Draw a
graph
where each input and output port is represented as a
node
.
2.
Partition the graph so that all of the input ports are in one
partition
and all the output ports
are in the other.
3.
Draw an
edge
from an input node to an output node if there is a connection from the
corresponding input port to the corresponding output port.
This results in a
bipartite graph
where each node has a maximum degree of 9720 (the total
number of possible connections from/to a port). A subset of this problem (6 nodes, 2 timeslots) is
illustrated in Figure 29. We want to assign the edges (connections) to timeslots such that no
coincident edges are assigned to the same timeslot. Notice that a solution to the problem consists
of a permutation (or partial permutation) mapping of input nodes onto output nodes for each of
the timeslots. These permutation mappings correspond to one set of switch settings for the NSE-
8G devices.
相關PDF資料 |
PDF描述 |
|---|---|
| PM9311 | Enhanced TT1TM Switch Fabric |
| PM9311-UC | ENHANCED TT1⑩ SWITCH FABRIC |
| PM9312 | Enhanced TT1TM Switch Fabric |
| PM9312-UC | ENHANCED TT1⑩ SWITCH FABRIC |
| PM9313 | Enhanced TT1TM Switch Fabric |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PM87 | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:PM cores |
| PM87/70-3C94 | 制造商:Yageo / Ferroxcube 功能描述:FERRITE CORE PM 3C94 制造商:Yageo / Ferroxcube 功能描述:FERRITE CORE, PM, 3C94, Core Size:PM87, Material Grade:3C94, Effective Magnetic Path Length:146mm, Ae Effective Cross Section Area:910mm2, Inductance Factor Al:15000nH, SVHC:No SVHC (20-Jun-2013), External Depth:70mm, External , RoHS Compliant: Yes |
| PM871 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| PM872 | 制造商:ARTESYN 制造商全稱:Artesyn Technologies 功能描述:Single and dual output 10 to 12 Watt Nominal input DC/DC converters |
| PM87-3C90 | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:PM cores |
發(fā)布緊急采購，3分鐘左右您將得到回復。