- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378057 > PM8621-BIAP (PMC-SIERRA INC) NSE-8G⑩ Standard Product Data Sheet Preliminary PDF資料下載
參數(shù)資料
| 型號： | PM8621-BIAP |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | NSE-8G⑩ Standard Product Data Sheet Preliminary |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PBGA480 |
| 封裝： | 35 X 35 MM, 1.47 MM HEIGHT, UBGA-480 |
| 文件頁數(shù)： | 119/184頁 |
| 文件大?。?/td> | 1122K |
| 代理商： | PM8621-BIAP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁當前第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁
NSE-8G Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010850, Issue 1
118
When multiple complete messages are being read (software knows that there is more than one
message in the FIFO using the RX_MSG_LVL bits) this bit does not need to be written
between individual message reads. It must be written for the 1
st
message.
When software uses a variable length message protocol it may want to abandon reading a
message buffer before reading the entire message buffer of 8 DWords (16 Words). In this case
this bit must be written with a ‘1’ to move the message pointer to the start of the next message
buffer before starting the read of that buffer.
After writing this bit with a ’1’ software should not start reading the FIFO until the
RX_FI_BUSY bit has cleared.
In the worst case this will take 5 SYSCLK cycles when FAST_RD_EN = ‘1’ and 4 SYSCLK
cycles when FAST_RD_EN = ‘0’.
At this point the 1
st
DWORD of the message is available for reading and the CRC_ERR bit is
valid. Software may abandon a CRC errored message without reading the message buffer by
writing this bit with a ‘1’ again.
On reads this bit is always returns the RX_SYNC_DONE status.
A suggested s/w procedure for accessing the Receive Message Buffer is outlined in section
12.12.2 (Accessing the Receive Message FIFO)
RX_SYNC_DONE
This bit indicates the status of an RX_XFER_SYNC operation. When ‘1’ it indicates that an
RX_XFER_SYNC has been done. S/W should check this bit at the start of a message read
sequence or when attempting to perform a message skip sequence.
RX_FI_BUSY
This bit indicates that the internal hardware is transferring data from the Receive FIFO RAM
into the Receive FIFO registers. The bits is set following
°
°
A write to the Receive FIFO Synch Register (Bh) with the RX_XFER_SYNC bit set.
A read from the Receive FIFO Data Low register.
Following an RX_XFER_SYNC write this bit need not be read by software if the time
interval to the successive Receive FIFO DATA register read is greater than approximately 5
SYSCLK cycles when FAST_RD_EN = ‘1’ or approximately 4 SYSCLK cycles when
FAST_RD_EN = ‘0’.
This bit need not be read by software if the time interval between successive Receive FIFO
DATA register reads greater than approximately 4 SYSCLK cycles when FAST_RD_EN =
‘1’ or approximately 3 SYSCLK cycles when FAST_RD_EN = ‘0’.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM9311 | Enhanced TT1TM Switch Fabric |
| PM9311-UC | ENHANCED TT1⑩ SWITCH FABRIC |
| PM9312 | Enhanced TT1TM Switch Fabric |
| PM9312-UC | ENHANCED TT1⑩ SWITCH FABRIC |
| PM9313 | Enhanced TT1TM Switch Fabric |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM87 | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:PM cores |
| PM87/70-3C94 | 制造商:Yageo / Ferroxcube 功能描述:FERRITE CORE PM 3C94 制造商:Yageo / Ferroxcube 功能描述:FERRITE CORE, PM, 3C94, Core Size:PM87, Material Grade:3C94, Effective Magnetic Path Length:146mm, Ae Effective Cross Section Area:910mm2, Inductance Factor Al:15000nH, SVHC:No SVHC (20-Jun-2013), External Depth:70mm, External , RoHS Compliant: Yes |
| PM871 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| PM872 | 制造商:ARTESYN 制造商全稱:Artesyn Technologies 功能描述:Single and dual output 10 to 12 Watt Nominal input DC/DC converters |
| PM87-3C90 | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:PM cores |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。