
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
10
4
APPLICATION EXAMPLES
Figure 1
- Example 1. T1 or E1 Multi-PHY ATM UNI
PM7344
S/UNI-MPH
PM4314
QDSX
SCI-PHY
TM
Multi-PHY
ATM Cell Bus
Generic
Microprocessor
Bus
DSX-1
or
E1
Analog
Interfaces
Crystal Oscillator Clock
37.056 MHz
Or 12.352 MHz
1.544 MHz Transmit Reference Clock
Quad T1/E1
Multi-PHY
User Network Interface
Quad DSX-1/E1
Analog Line Interface
Example 1 shows the PM7344 S/UNI-MPH used with the PM4314 QDSX to
implement a quad T1/E1 UNI where the DS1 or E1 signals are presented on
DSX-1 or E1 electrical interfaces.
In this example, the DSX-1 or E1 line interface functions are provided by the
QDSX and the DS1 or E1 framing functions are provided by the S/UNI-MPH.
Note that many other standard DSX-1 or E1 line interface devices are also
compatible with the S/UNI-MPH. The S/UNI-MPH also provides the ATM cell
processing functions associated with the PHY layer, including the implementation
of a SCI-PHY multi-PHY interface to the ATM layer device(s). The combination
of the QDSX device with the S/UNI-MPH allows both ANSI/ITU compliant DSX-
1/E1 analog signals and ATM Forum UNI 3.1 and ITU G.804 compliant DS1/E1
digital signals to be processed. The UNI 3.1 and G.804 specifications define
ATM cell mappings for a variety of transmission formats, including the 1.544
Mbit/s DS1 and the 2.048 Mbit/s E1 formats.