參數(shù)資料
型號(hào)： PIC24FJ48GA004-I/ML
廠商： Microchip Technology
文件頁數(shù)： 5/52頁
文件大?。?/td> 0K
描述： IC PIC MCU FLASH 48K 44-QFN
產(chǎn)品培訓(xùn)模塊： Graphics LCD System and PIC24 Interface
Asynchronous Stimulus
特色產(chǎn)品： PIC24FJ/33FJ MCUs & dsPIC? DSCs
標(biāo)準(zhǔn)包裝： 45
系列： PIC® 24F
核心處理器： PIC
芯體尺寸： 16-位
速度： 32MHz
連通性： I²C，PMP，SPI，UART/USART
外圍設(shè)備： 欠壓檢測/復(fù)位，LVD，POR，PWM，WDT
輸入/輸出數(shù)： 35
程序存儲(chǔ)器容量： 48KB（16K x 24）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 8K x 8
電壓 - 電源 (Vcc/Vdd)： 2 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 13x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 44-VQFN 裸露焊盤
包裝： 管件
配用： 876-1004-ND - PIC24 BREAKOUT BOARD
DM240011-ND - KIT STARTER MPLAB FOR PIC24F MCU
AC162088-ND - HEADER MPLAB ICD2 24FJ64GA004 28
AC164336-ND - MODULE SOCKET FOR PM3 28/44QFN
DV164033-ND - KIT START EXPLORER 16 MPLAB ICD2
2008 Microchip Technology Inc.
DS39768D-page 13
PIC24FJXXXGA0XX
3.2.1
SIX SERIAL INSTRUCTION
EXECUTION
The SIX
control
code allows
execution of
the
PIC24FJXXXGA0XX
family
assembly
instructions.
When the SIX code is received, the CPU is suspended
for 24 clock cycles, as the instruction is then clocked into
the internal buffer. Once the instruction is shifted in, the
state machine allows it to be executed over the next four
PGC clock cycles. While the received instruction is
executed, the state machine simultaneously shifts in the
next 4-bit command (see Figure 3-2).
Coming out of Reset, the first 4-bit control code is
always forced to SIX and a forced NOP instruction is
executed by the CPU. Five additional PGCx clocks are
needed on start-up, resulting in a 9-bit SIX command
instead of the normal 4-bit SIX command.
After the forced SIX is clocked in, ICSP operation
resumes as normal. That is, the next 24 clock cycles
load the first instruction word to the CPU.
FIGURE 3-2:
SIX SERIAL EXECUTION
3.2.1.1
Differences Between Execution of
SIX and Normal Instructions
There are some differences between executing instruc-
tions normally and using the SIX ICSP command. As a
result, the code examples in this specification may not
match those for performing the same functions during
normal device operation.
The important differences are:
Two-word instructions require two SIX operations
to clock in all the necessary data.
Examples of two-word instructions are GOTO and
CALL
.
Two-cycle instructions require two SIX operations.
The first SIX operation shifts in the instruction and
begins to execute it. A second SIX operation – which
should shift in a NOP to avoid losing data – provides
the CPU clocks required to finish executing the
instruction.
Examples of two-cycle instructions are table read
and table write instructions.
The CPU does not automatically stall to account
for pipeline changes.
A CPU stall occurs when an instruction modifies a
register that is used for Indirect Addressing by the
following instruction.
During normal operation, the CPU automatically
will force a NOP while the new data is read. When
using ICSP, there is no automatic stall, so any
indirect
references
to
a
recently
modified
register should be preceded by a NOP.
For example, the instructions, mov #0x0,W0 and
mov [W0],W1
,
must
have
a
NOP
inserted
between them.
If a two-cycle instruction modifies a register that is
used indirectly, it will require two following NOPs: one
to execute the second half of the instruction and a
second to stall the CPU to correct the pipeline.
Instructions
such
as
tblwtl [W0++],[W1]
should be followed by two NOPs.
The device Program Counter (PC) continues to
automatically increment during ICSP instruction
execution, even though the Flash memory is not
being used.
As a result, the PC may be incremented to point to
invalid memory locations. Invalid memory spaces
include unimplemented Flash addresses and the
vector space (locations 0x0 to 0x1FF).
If the PC points to these locations, the device will
reset, possibly interrupting the ICSP operation. To
prevent this, instructions should be periodically
executed to reset the PC to a safe space. The
optimal method to accomplish this is to perform a
GOTO 0x200
.
Note:
To account for this forced NOP, all example
code in this specification begin with a NOP
to ensure that no data is lost.
P4
23
1
2
3
23
24
1
2
3
4
P1
PGCx
P4A
PGDx
24-Bit Instruction Fetch
Execute PC – 1,
16
00
0
Fetch SIX
45
6
7
8
18
19
20
21
22
17
LSB X
X
X MSB
PGDx = Input
P2
P3
P1B
P1A
78
9
00
0
00
0
Only for
Program
Memory Entry
Control Code
4
5
Execute 24-Bit
Instruction, Fetch
Next Control Code
00
相關(guān)PDF資料
PDF描述
PIC18F26J13-I/SO IC PIC MCU 64KB FLASH 28SOIC
PIC32MX130F064B-I/SS IC MCU 32BIT 64KB FLASH 28-SSOP
DSPIC30F2011-20I/SO IC DSPIC MCU/DSP 12K 18SOIC
DSPIC30F2011-30I/SO IC DSPIC MCU/DSP 12K 18SOIC
PIC16LF87-I/P IC MCU FLASH 4KX14 EEPROM 18DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC24FJ48GA004T-I/ML 功能描述:16位微控制器 - MCU 48KB Flash 8192bytes RAM 35 I/O RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
PIC24FJ48GA004T-I/PT 功能描述:16位微控制器 - MCU 48KB Flash 8192bytes RAM 35 I/O RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
PIC24FJ64GA 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin General Purpose, 16-Bit Flash Microcontrollers
PIC24FJ64GA002 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:PIC24FJ64GA004 Family Silicon Errata and Data Sheet Clarification
PIC24FJ64GA002-E/ML 功能描述:16位微控制器 - MCU 16B 64KB Flash I/O 16 MIPS nanoWatt RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*