• <ins id="ydbqd"><sup id="ydbqd"><tbody id="ydbqd"></tbody></sup></ins>
    參數(shù)資料
    型號(hào): PIC16LF767T-I/ML
    廠商: Microchip Technology
    文件頁數(shù): 76/231頁
    文件大?。?/td> 0K
    描述: IC PIC MCU FLASH 8KX14 28QFN
    產(chǎn)品培訓(xùn)模塊: Asynchronous Stimulus
    標(biāo)準(zhǔn)包裝: 1,600
    系列: PIC® 16F
    核心處理器: PIC
    芯體尺寸: 8-位
    速度: 10MHz
    連通性: I²C,SPI,UART/USART
    外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
    輸入/輸出數(shù): 25
    程序存儲(chǔ)器容量: 14KB(8K x 14)
    程序存儲(chǔ)器類型: 閃存
    RAM 容量: 368 x 8
    電壓 - 電源 (Vcc/Vdd): 2 V ~ 5.5 V
    數(shù)據(jù)轉(zhuǎn)換器: A/D 11x10b
    振蕩器型: 內(nèi)部
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 28-VQFN 裸露焊盤
    包裝: 帶卷 (TR)
    第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁
    PIC18F2X1X/4X1X
    DS39636D-page 172
    2009 Microchip Technology Inc.
    16.4.4
    CLOCK STRETCHING
    Both 7-bit and 10-Bit Slave modes implement
    automatic clock stretching during a transmit sequence.
    The SEN bit (SSPCON2<0>) allows clock stretching to
    be enabled during receives. Setting SEN will cause
    the SCL pin to be held low at the end of each data
    receive sequence.
    16.4.4.1
    Clock Stretching for 7-Bit Slave
    Receive Mode (SEN = 1)
    In 7-Bit Slave Receive mode, on the falling edge of the
    ninth clock at the end of the ACK sequence if the BF
    bit is set, the CKP bit in the SSPCON1 register is
    automatically cleared, forcing the SCL output to be
    held low. The CKP being cleared to ‘0’ will assert the
    SCL line low. The CKP bit must be set in the user’s
    ISR before reception is allowed to continue. By holding
    the SCL line low, the user has time to service the ISR
    and read the contents of the SSPBUF before the
    master device can initiate another receive sequence.
    This will prevent buffer overruns from occurring (see
    16.4.4.2
    Clock Stretching for 10-Bit Slave
    Receive Mode (SEN = 1)
    In 10-Bit Slave Receive mode during the address
    sequence, clock stretching automatically takes place
    but CKP is not cleared. During this time, if the UA bit is
    set after the ninth clock, clock stretching is initiated.
    The UA bit is set after receiving the upper byte of the
    10-bit address and following the receive of the second
    byte of the 10-bit address with the R/W bit cleared to
    ‘0’. The release of the clock line occurs upon updating
    SSPADD. Clock stretching will occur on each data
    receive sequence as described in 7-Bit Slave mode.
    16.4.4.3
    Clock Stretching for 7-Bit Slave
    Transmit Mode
    7-Bit Slave Transmit mode implements clock stretch-
    ing by clearing the CKP bit after the falling edge of the
    ninth clock if the BF bit is clear. This occurs regardless
    of the state of the SEN bit.
    The user’s ISR must set the CKP bit before transmis-
    sion is allowed to continue. By holding the SCL line
    low, the user has time to service the ISR and load the
    contents of the SSPBUF before the master device can
    initiate another transmit sequence (see Figure 16-9).
    16.4.4.4
    Clock Stretching for 10-Bit Slave
    Transmit Mode
    In 10-Bit Slave Transmit mode, clock stretching is
    controlled during the first two address sequences by
    the state of the UA bit, just as it is in 10-Bit Slave
    Receive mode. The first two addresses are followed
    by a third address sequence which contains the high-
    order bits of the 10-bit address and the R/W bit set to
    ‘1’. After the third address sequence is performed, the
    UA bit is not set, the module is now configured in
    Transmit mode and clock stretching is controlled by
    the BF flag as in 7-Bit Slave Transmit mode (see
    Note 1: If the user reads the contents of the
    SSPBUF before the falling edge of the
    ninth clock, thus clearing the BF bit, the
    CKP bit will not be cleared and clock
    stretching will not occur.
    2: The CKP bit can be set in software
    regardless of the state of the BF bit. The
    user should be careful to clear the BF bit
    in the ISR before the next receive
    sequence in order to prevent an overflow
    condition.
    Note:
    If the user polls the UA bit and clears it by
    updating the SSPADD register before the
    falling edge of the ninth clock occurs and if
    the user hasn’t cleared the BF bit by read-
    ing the SSPBUF register before that time,
    then the CKP bit will still NOT be asserted
    low. Clock stretching on the basis of the
    state of the BF bit only occurs during a
    data sequence, not an address sequence.
    Note 1: If the user loads the contents of SSPBUF,
    setting the BF bit before the falling edge of
    the ninth clock, the CKP bit will not be
    cleared and clock stretching will not occur.
    2: The CKP bit can be set in software
    regardless of the state of the BF bit.
    相關(guān)PDF資料
    PDF描述
    ADG609BNZ IC MULTIPLEXER DUAL 4X1 16DIP
    PIC18F4525-E/PT IC MCU FLASH 24KX16 44TQFP
    PIC16F876A-E/SS IC MCU FLASH 8KX14 W/AD 28-SSOP
    PIC16F876AT-E/ML IC MCU FLASH 8KX14 A/D 28QFN
    ADG4613BRUZ IC SWITCH QUAD SPST 16TSSOP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PIC16LF76-I/ML 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16LF76-I/SO 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16LF76-I/SO 制造商:Microchip Technology Inc 功能描述:8BIT FLASH MCU SMD 16LF76 SOIC28
    PIC16LF76-I/SOG 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O Lead Free Package RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
    PIC16LF76-I/SP 功能描述:8位微控制器 -MCU 14KB 368 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT