參數(shù)資料
型號(hào): PIC16C63
廠商: Microchip Technology Inc.
元件分類: 8位微控制器
英文描述: 8-Bit CMOS Microcontrollers
中文描述: 8位CMOS微控制器
文件頁數(shù): 327/336頁
文件大?。?/td> 1550K
代理商: PIC16C63
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁第318頁第319頁第320頁第321頁第322頁第323頁第324頁第325頁第326頁當(dāng)前第327頁第328頁第329頁第330頁第331頁第332頁第333頁第334頁第335頁第336頁
1997 Microchip Technology Inc.
DS30234D-page 327
PIC16C6X
Figure 11-2:
SSPCON: Sync Serial Port
Control Register (Address 14h)..................85
SSP Block Diagram (SPI Mode).................86
SPI Master/Slave Connection.....................87
SPI Mode Timing, Master Mode or
Slave Mode w/o SS Control........................88
SPI Mode Timing, Slave Mode with
SS Control ..................................................88
SSPSTAT: Sync Serial Port Status
Register (Address 94h)(PIC16C66/67).......89
SSPCON: Sync Serial Port Control
Register (Address 14h)(PIC16C66/67).......90
SSP Block Diagram (SPI Mode)
(PIC16C66/67)............................................91
Figure 11-10: SPI Master/Slave Connection
(PIC16C66/67)............................................92
Figure 11-11: SPI Mode Timing, Master Mode
(PIC16C66/67)............................................93
Figure 11-12: SPI Mode Timing (Slave Mode With
CKE = 0) (PIC16C66/67)............................93
Figure 11-13: SPI Mode Timing (Slave Mode With
CKE = 1) (PIC16C66/67)............................94
Figure 11-14: Start and Stop Conditions...........................95
Figure 11-15: 7-bit Address Format..................................96
Figure 11-16: I
2
C 10-bit Address Format..........................96
Figure 11-17: Slave-receiver Acknowledge ......................96
Figure 11-18: Data Transfer Wait State............................96
Figure 11-19: Master-transmitter Sequence .....................97
Figure 11-20: Master-receiver Sequence..........................97
Figure 11-21: Combined Format.......................................97
Figure 11-22: Multi-master Arbitration
(Two Masters).............................................98
Figure 11-23: Clock Synchronization................................98
Figure 11-24: SSP Block Diagram (I
2
C Mode)..................99
Figure 11-25: I
2
C Waveforms for Reception
(7-bit Address)..........................................101
Figure 11-26: I
2
C Waveforms for Transmission
(7-bit Address)..........................................102
Figure 11-27: Operation of the I
2
C Module in
IDLE_MODE, RCV_MODE or
XMIT_MODE ............................................104
Figure 12-1:
TXSTA: Transmit Status and
Control Register (Address 98h)................105
Figure 12-2:
RCSTA: Receive Status and
Control Register (Address 18h)................106
Figure 12-3:
RX Pin Sampling Scheme (BRGH = 0)
PIC16C63/R63/65/65A/R65) ....................110
Figure 12-4:
RX Pin Sampling Scheme (BRGH = 1)
(PIC16C63/R63/65/65A/R65)...................110
Figure 12-5:
RX Pin Sampling Scheme (BRGH = 1)
(PIC16C63/R63/65/65A/R65)...................110
Figure 12-6:
RX Pin Sampling Scheme (BRGH = 0 or = 1)
(PIC16C66/67)..........................................111
Figure 12-7:
USART Transmit Block Diagram..............112
Figure 12-8:
Asynchronous Master Transmission.........113
Figure 12-9:
Asynchronous Master Transmission
(Back to Back) ..........................................113
Figure 12-10: USART Receive Block Diagram...............114
Figure 12-11: Asynchronous Reception..........................114
Figure 12-12: Synchronous Transmission ......................117
Figure 12-13: Synchronous Transmission
through TXEN...........................................117
Figure 12-14: Synchronous Reception
(Master Mode, SREN) ..............................119
Figure 13-1:
Configuration Word for PIC16C61............123
Figure 11-3:
Figure 11-4:
Figure 11-5:
Figure 11-6:
Figure 11-7:
Figure 11-8:
Figure 11-9:
Figure 13-2:
Configuration Word for
PIC16C62/64/65........................................124
Configuration Word for
PIC16C62A/R62/63/R63/64A/R64/
65A/R65/66/67 ..........................................124
Crystal/Ceramic Resonator Operation
(HS, XT or LP OSC Configuration)............125
External Clock Input Operation
(HS, XT or LP OSC Configuration)............125
External Parallel Resonant
Crystal Oscillator Circuit............................127
External Series Resonant
Crystal Oscillator Circuit............................127
RC Oscillator Mode...................................127
Simplified Block Diagram of
On-chip Reset Circuit................................128
Figure 13-10: Brown-out Situations.................................129
Figure 13-11: Time-out Sequence on Power-up
(MCLR not Tied to V
DD
): Case 1...............134
Figure 13-12: Time-out Sequence on Power-up
(MCLR Not Tied To V
DD
): Case 2.............134
Figure 13-13: Time-out Sequence on Power-up
(MCLR Tied to V
DD
)..................................134
Figure 13-14: External Power-on Reset Circuit
(For Slow V
DD
Power-up)..........................135
Figure 13-15: External Brown-out
Protection Circuit 1....................................135
Figure 13-16: External Brown-out
Protection Circuit 2....................................135
Figure 13-17: Interrupt Logic for PIC16C61.....................137
Figure 13-18: Interrupt Logic for PIC16C6X....................137
Figure 13-19: INT Pin Interrupt Timing............................138
Figure 13-20: Watchdog Timer Block Diagram................140
Figure 13-21: Summary of Watchdog
Timer Registers.........................................140
Figure 13-22: Wake-up from Sleep
Through Interrupt.......................................142
Figure 13-23: Typical In-circuit Serial
Programming Connection..........................142
Figure 14-1:
General Format for Instructions.................143
Figure 16-1:
Load Conditions for Device Timing
Specifications............................................168
Figure 16-2:
External Clock Timing ...............................169
Figure 16-3:
CLKOUT and I/O Timing...........................170
Figure 16-4:
Reset, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
Timing........................................................171
Figure 16-5:
Timer0 External Clock Timings .................172
Figure 17-1:
Typical RC Oscillator
Frequency vs. Temperature.....................173
Figure 17-2:
Typical RC Oscillator
Frequency vs. V
DD
....................................174
Figure 17-3:
Typical RC Oscillator
Frequency vs. V
DD
....................................174
Figure 17-4:
Typical RC Oscillator
Frequency vs. V
DD
....................................174
Figure 17-5:
Typical I
PD
vs. V
DD
Watchdog Timer
Disabled 25
°
C ...........................................174
Figure 17-6:
Typical I
PD
vs. V
DD
Watchdog Timer
Enabled 25
°
C............................................175
Figure 17-7:
Maximum I
PD
vs. V
DD
Watchdog
Disabled ....................................................175
Figure 17-8:
Maximum I
PD
vs. V
DD
Watchdog
Enabled*....................................................176
Figure 17-9:
V
TH
(Input Threshold Voltage) of
I/O Pins vs. V
DD
........................................176
Figure 13-3:
Figure 13-4:
Figure 13-5:
Figure 13-6:
Figure 13-7:
Figure 13-8:
Figure 13-9:
相關(guān)PDF資料
PDF描述
PIC16C64 8-Bit CMOS Microcontrollers
PIC16C65 8-Bit CMOS Microcontrollers
PIC16C642 8-Bit EPROM Microcontrollers with Analog Comparators(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,可編程Vref,微控制器)
PIC16C64A Using the 8-Bit Parallel Slave Port(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,并行從動(dòng)口,1路捕捉/比較/PWM的微控制器)
PIC16C66 8-Bit CMOS Microcontrollers(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,1路捕捉/比較/PWM的微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC16C63/JW 功能描述:8位微控制器 -MCU 7KB 192 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16C63-04/SO 功能描述:8位微控制器 -MCU 7KB 192 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16C63-04/SO 制造商:Microchip Technology Inc 功能描述:8BIT CMOS MCU SMD 16C63 SOIC28
PIC16C63-04/SP 功能描述:8位微控制器 -MCU 7KB 192 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16C63-04/SP 制造商:Microchip Technology Inc 功能描述:8BIT CMOS MCU OTP 16C63 SDIL28