參數(shù)資料
型號(hào): PIC16C62
廠商: Microchip Technology Inc.
英文描述: 8-Bit CMOS Microcontrollers(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,22個(gè)I/O,2.5V的微控制器)
中文描述: 8位CMOS微控制器(每個(gè)的I / O口有25毫安驅(qū)動(dòng)/吸收電流,22個(gè)的I / O,為2.5V的微控制器)
文件頁(yè)數(shù): 327/336頁(yè)
文件大小: 3529K
代理商: PIC16C62
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)第318頁(yè)第319頁(yè)第320頁(yè)第321頁(yè)第322頁(yè)第323頁(yè)第324頁(yè)第325頁(yè)第326頁(yè)當(dāng)前第327頁(yè)第328頁(yè)第329頁(yè)第330頁(yè)第331頁(yè)第332頁(yè)第333頁(yè)第334頁(yè)第335頁(yè)第336頁(yè)
1997 Microchip Technology Inc.
DS30234D-page 327
PIC16C6X
Figure 11-2:
SSPCON: Sync Serial Port
Control Register (Address 14h)..................85
SSP Block Diagram (SPI Mode).................86
SPI Master/Slave Connection.....................87
SPI Mode Timing, Master Mode or
Slave Mode w/o SS Control........................88
SPI Mode Timing, Slave Mode with
SS Control ..................................................88
SSPSTAT: Sync Serial Port Status
Register (Address 94h)(PIC16C66/67).......89
SSPCON: Sync Serial Port Control
Register (Address 14h)(PIC16C66/67).......90
SSP Block Diagram (SPI Mode)
(PIC16C66/67)............................................91
Figure 11-10: SPI Master/Slave Connection
(PIC16C66/67)............................................92
Figure 11-11: SPI Mode Timing, Master Mode
(PIC16C66/67)............................................93
Figure 11-12: SPI Mode Timing (Slave Mode With
CKE = 0) (PIC16C66/67)............................93
Figure 11-13: SPI Mode Timing (Slave Mode With
CKE = 1) (PIC16C66/67)............................94
Figure 11-14: Start and Stop Conditions...........................95
Figure 11-15: 7-bit Address Format..................................96
Figure 11-16: I
2
C 10-bit Address Format..........................96
Figure 11-17: Slave-receiver Acknowledge ......................96
Figure 11-18: Data Transfer Wait State............................96
Figure 11-19: Master-transmitter Sequence .....................97
Figure 11-20: Master-receiver Sequence..........................97
Figure 11-21: Combined Format.......................................97
Figure 11-22: Multi-master Arbitration
(Two Masters).............................................98
Figure 11-23: Clock Synchronization................................98
Figure 11-24: SSP Block Diagram (I
2
C Mode)..................99
Figure 11-25: I
2
C Waveforms for Reception
(7-bit Address)..........................................101
Figure 11-26: I
2
C Waveforms for Transmission
(7-bit Address)..........................................102
Figure 11-27: Operation of the I
2
C Module in
IDLE_MODE, RCV_MODE or
XMIT_MODE ............................................104
Figure 12-1:
TXSTA: Transmit Status and
Control Register (Address 98h)................105
Figure 12-2:
RCSTA: Receive Status and
Control Register (Address 18h)................106
Figure 12-3:
RX Pin Sampling Scheme (BRGH = 0)
PIC16C63/R63/65/65A/R65) ....................110
Figure 12-4:
RX Pin Sampling Scheme (BRGH = 1)
(PIC16C63/R63/65/65A/R65)...................110
Figure 12-5:
RX Pin Sampling Scheme (BRGH = 1)
(PIC16C63/R63/65/65A/R65)...................110
Figure 12-6:
RX Pin Sampling Scheme (BRGH = 0 or = 1)
(PIC16C66/67)..........................................111
Figure 12-7:
USART Transmit Block Diagram..............112
Figure 12-8:
Asynchronous Master Transmission.........113
Figure 12-9:
Asynchronous Master Transmission
(Back to Back) ..........................................113
Figure 12-10: USART Receive Block Diagram...............114
Figure 12-11: Asynchronous Reception..........................114
Figure 12-12: Synchronous Transmission ......................117
Figure 12-13: Synchronous Transmission
through TXEN...........................................117
Figure 12-14: Synchronous Reception
(Master Mode, SREN) ..............................119
Figure 13-1:
Configuration Word for PIC16C61............123
Figure 11-3:
Figure 11-4:
Figure 11-5:
Figure 11-6:
Figure 11-7:
Figure 11-8:
Figure 11-9:
Figure 13-2:
Configuration Word for
PIC16C62/64/65........................................124
Configuration Word for
PIC16C62A/R62/63/R63/64A/R64/
65A/R65/66/67 ..........................................124
Crystal/Ceramic Resonator Operation
(HS, XT or LP OSC Configuration)............125
External Clock Input Operation
(HS, XT or LP OSC Configuration)............125
External Parallel Resonant
Crystal Oscillator Circuit............................127
External Series Resonant
Crystal Oscillator Circuit............................127
RC Oscillator Mode...................................127
Simplified Block Diagram of
On-chip Reset Circuit................................128
Figure 13-10: Brown-out Situations.................................129
Figure 13-11: Time-out Sequence on Power-up
(MCLR not Tied to V
DD
): Case 1...............134
Figure 13-12: Time-out Sequence on Power-up
(MCLR Not Tied To V
DD
): Case 2.............134
Figure 13-13: Time-out Sequence on Power-up
(MCLR Tied to V
DD
)..................................134
Figure 13-14: External Power-on Reset Circuit
(For Slow V
DD
Power-up)..........................135
Figure 13-15: External Brown-out
Protection Circuit 1....................................135
Figure 13-16: External Brown-out
Protection Circuit 2....................................135
Figure 13-17: Interrupt Logic for PIC16C61.....................137
Figure 13-18: Interrupt Logic for PIC16C6X....................137
Figure 13-19: INT Pin Interrupt Timing............................138
Figure 13-20: Watchdog Timer Block Diagram................140
Figure 13-21: Summary of Watchdog
Timer Registers.........................................140
Figure 13-22: Wake-up from Sleep
Through Interrupt.......................................142
Figure 13-23: Typical In-circuit Serial
Programming Connection..........................142
Figure 14-1:
General Format for Instructions.................143
Figure 16-1:
Load Conditions for Device Timing
Specifications............................................168
Figure 16-2:
External Clock Timing ...............................169
Figure 16-3:
CLKOUT and I/O Timing...........................170
Figure 16-4:
Reset, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
Timing........................................................171
Figure 16-5:
Timer0 External Clock Timings .................172
Figure 17-1:
Typical RC Oscillator
Frequency vs. Temperature.....................173
Figure 17-2:
Typical RC Oscillator
Frequency vs. V
DD
....................................174
Figure 17-3:
Typical RC Oscillator
Frequency vs. V
DD
....................................174
Figure 17-4:
Typical RC Oscillator
Frequency vs. V
DD
....................................174
Figure 17-5:
Typical I
PD
vs. V
DD
Watchdog Timer
Disabled 25
°
C ...........................................174
Figure 17-6:
Typical I
PD
vs. V
DD
Watchdog Timer
Enabled 25
°
C............................................175
Figure 17-7:
Maximum I
PD
vs. V
DD
Watchdog
Disabled ....................................................175
Figure 17-8:
Maximum I
PD
vs. V
DD
Watchdog
Enabled*....................................................176
Figure 17-9:
V
TH
(Input Threshold Voltage) of
I/O Pins vs. V
DD
........................................176
Figure 13-3:
Figure 13-4:
Figure 13-5:
Figure 13-6:
Figure 13-7:
Figure 13-8:
Figure 13-9:
相關(guān)PDF資料
PDF描述
PIC16C62A 8-Bit CMOS Microcontrollers(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,22個(gè)I/O,2.5V的微控制器)
PIC16CR63 Using the 8-Bit Parallel Slave Port(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,1路捕捉/比較/PWM的微控制器)
PIC16CR64 Using the 8-Bit Parallel Slave Port(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,并行從動(dòng)口,1路捕捉/比較/PWM的微控制器)
PIC16CR65 Using the 8-Bit Parallel Slave Port(每個(gè)I/O口有25mA驅(qū)動(dòng)/吸收電流,并行從動(dòng)口,2路捕捉/比較/PWM的微控制器)
pic16c65b 8-Bit OTP-Based Microcontroller Product Brief(8位CMOS微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC16C620/JW 功能描述:8位微控制器 -MCU .875KB 80 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16C620-04/P 功能描述:8位微控制器 -MCU .875KB 80 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16C620-04/P 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU 16C620 DIP18
PIC16C620-04/SO 功能描述:8位微控制器 -MCU .875KB 80 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC16C620-04/SS 功能描述:8位微控制器 -MCU .875KB 80 RAM 13 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT