參數(shù)資料
型號： PIC12F1840T-I/MF
廠商： Microchip Technology
文件頁數(shù)： 100/122頁
文件大?。?/td> 0K
描述： MCU 7KB FLASH 256B RAM XLP 8DFN
標準包裝： 3,300
系列： PIC® XLP™ 12F
核心處理器： PIC
芯體尺寸： 8-位
速度： 32MHz
連通性： I²C，LIN，SPI，UART/USART
外圍設備： 欠壓檢測/復位，POR，PWM，WDT
輸入/輸出數(shù)： 5
程序存儲器容量： 7KB（4K x 14）
程序存儲器類型： 閃存
EEPROM 大小： 256 x 8
RAM 容量： 256 x 8
電壓 - 電源 (Vcc/Vdd)： 2.3 V ~ 5.5 V
數(shù)據(jù)轉換器： A/D 4x10b
振蕩器型： 內部
工作溫度： -40°C ~ 85°C
封裝/外殼： 8-VDFN 裸露焊盤
包裝： 帶卷 (TR)
2011 Microchip Technology Inc.
Preliminary
DS41441B-page 79
PIC12(L)F1840
8.1
Operation
Interrupts are disabled upon any device Reset. They
are enabled by setting the following bits:
GIE bit of the INTCON register
Interrupt Enable bit(s) for the specific interrupt
event(s)
PEIE bit of the INTCON register (if the Interrupt
Enable bit of the interrupt event is contained in the
PIEx register)
The INTCON, PIR1 and PIR2 registers record individual
interrupts via interrupt flag bits. Interrupt flag bits will be
set, regardless of the status of the GIE, PEIE and
individual interrupt enable bits.
The following events happen when an interrupt event
occurs while the GIE bit is set:
Current prefetched instruction is flushed
GIE bit is cleared
Current Program Counter (PC) is pushed onto the
stack
Critical registers are automatically saved to the
shadow registers (See Section 8.5 “Automatic
PC is loaded with the interrupt vector 0004h
The firmware within the Interrupt Service Routine (ISR)
should determine the source of the interrupt by polling
the interrupt flag bits. The interrupt flag bits must be
cleared before exiting the ISR to avoid repeated
interrupts. Because the GIE bit is cleared, any interrupt
that occurs while executing the ISR will be recorded
through its interrupt flag, but will not cause the
processor to redirect to the interrupt vector.
The RETFIE instruction exits the ISR by popping the
previous address from the stack, restoring the saved
context from the shadow registers and setting the GIE
bit.
For additional information on a specific interrupt’s
operation, refer to its peripheral chapter.
8.2
Interrupt Latency
Interrupt latency is defined as the time from when the
interrupt event occurs to the time code execution at the
interrupt vector begins. The latency for synchronous
interrupts is 3 or 4 instruction cycles. For asynchronous
interrupts, the latency is 3 to 5 instruction cycles,
depending on when the interrupt occurs. See Figure 8-3
and Figure 8-4 for more details.
Note 1:
Individual interrupt flag bits are set,
regardless of the state of any other
enable bits.
2:
All interrupts will be ignored while the GIE
bit is cleared. Any interrupt occurring
while the GIE bit is clear will be serviced
when the GIE bit is set again.
相關PDF資料
PDF描述
VE-J3W-IW-F1 CONVERTER MOD DC/DC 5.5V 100W
PIC16LF1903T-I/SS MCU 7KB FLASH 256B RAM 28SSOP
VE-J3V-IW-F1 CONVERTER MOD DC/DC 5.8V 100W
PIC16LF1902-E/SO MCU 3.5KB FLASH 128B RAM 28SOIC
VE-J3P-IW-F3 CONVERTER MOD DC/DC 13.8V 100W
相關代理商/技術參數(shù)
參數(shù)描述
PIC12F505 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontrollers
PIC12F505TE/MC 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontrollers
PIC12F505TE/MG 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontrollers
PIC12F505TE/MS 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontrollers
PIC12F505TE/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-Pin, 8-Bit Flash Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*