參數(shù)資料
型號: PIC12C509AT-04I/MF
廠商: Microchip Technology
文件頁數(shù): 39/113頁
文件大?。?/td> 0K
描述: IC MCU OTP 1KX12 8-DFN
標(biāo)準(zhǔn)包裝: 3,300
系列: PIC® 12C
核心處理器: PIC
芯體尺寸: 8-位
速度: 4MHz
外圍設(shè)備: POR,WDT
輸入/輸出數(shù): 5
程序存儲器容量: 1.5KB(1K x 12)
程序存儲器類型: OTP
RAM 容量: 41 x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-VDFN 裸露焊盤
包裝: 帶卷 (TR)
配用: AC164324-ND - MODULE SKT FOR MPLAB 8DFN/16QFN
XLT08DFN2-ND - SOCKET TRANSITION ICE 14DIP/8DFN
XLT08DFN-ND - SOCKET TRANSITION ICE 8DFN
AC164032-ND - ADAPTER PICSTART PLUS 8DFN/DIP
AC124001-ND - MODULE SKT PROMATEII 8DIP/SOIC
其它名稱: PIC12C509AT04I/MF
1999 Microchip Technology Inc.
DS40139E-page 31
PIC12C5XX
7.0.2
SERIAL CLOCK
This SCL input is used to synchronize the data transfer
from and to the device.
7.1
BUS CHARACTERISTICS
The following bus protocol is to be used with the
EEPROM data memory.
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain stable
whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH will be interpreted as a
START or STOP condition.
Accordingly, the following bus conditions have been
defined (Figure 7-3).
7.1.1
BUS NOT BUSY (A)
Both data and clock lines remain HIGH.
7.1.2
START DATA TRANSFER (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
7.1.3
STOP DATA TRANSFER (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
7.1.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited.
7.1.5
ACKNOWLEDGE
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse.
Of
course, setup and hold times must be taken into
account. A master must signal an end of data to the
slave by not generating an acknowledge bit on the last
byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the
master to generate the STOP condition (Figure 7-4).
Note:
Acknowledge bits are not generated if an
internal programming cycle is in progress.
相關(guān)PDF資料
PDF描述
PIC24F08KL301-I/SS IC MCU 16BIT 8KB FLASH 20-SSOP
PIC18LF1220T-I/ML IC MCU FLASH 2KX16 EEPROM 28QFN
PIC18LF1220T-I/SO IC MCU FLASH 2KX16 EEPROM 18SOIC
PIC16F716-I/SS IC PIC MCU FLASH 2KX14 20SSOP
PIC18F1320T-E/ML IC MCU FLASH 4KX16 EEPROM 28QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC12C509T 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontroller
PIC12C509T-04/EJW 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12C509T-04/EP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12C509T-04/ESM 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers
PIC12C509T-04/ESN 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers