Advance Information Page 18 of 112 DEC 2009 REVISION 1.02 Name Pin # Type Description S_CLKIN J" />
參數(shù)資料
型號(hào)： PI7C8154ANAE
廠商： Pericom
文件頁(yè)數(shù)： 25/114頁(yè)
文件大?。?/td> 0K
描述： IC PCI-PCI BRIDGE ASYNC 304-PBGA
標(biāo)準(zhǔn)包裝： 27
系列： *
應(yīng)用： *
接口： *
電源電壓： *
封裝/外殼： 304-BBGA
供應(yīng)商設(shè)備封裝： 304-PBGA（31x31）
包裝： 管件
安裝類型： 表面貼裝
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 18 of 112
DEC 2009 REVISION 1.02
Name
Pin #
Type
Description
S_CLKIN
J4
I
Secondary Clock Input: Provides timing for all
transactions on the secondary interface.
S_CLKOUT[9:0]
P1, P2, P3, N1, N3, M2,
M1, M3, L3, L2
O
Secondary Clock Output: Provides secondary
clocks phase synchronous with the P_CLK.
When these clocks are used, one of the clock
outputs must be fed back to S_CLKIN. Unused
outputs may be disabled by:
1. Writing the secondary clock disable bits in the
configuration space
2. Using the serial disable mask using the GPIO pins
and MSK_IN
3. Terminating them electrically.
1.2.6
MISCELLANEOUS SIGNALS
Name
Pin #
Type
Description
MSK_IN
R21
I
Secondary Clock Disable Serial Input: This pin is
used by bridge to disable secondary clock outputs.
The serial stream is received by MSK_IN, starting
when P_RESET is detected deasserted and
S_RESET# is detected as being asserted. The serial
data is used for selectively disabling secondary
clock outputs and is shifted into the secondary clock
control configuration register. This pin can be tied
LOW to enable all secondary clock outputs or tied
HIGH to drive all the secondary clock outputs
HIGH.
P_VIO
R20
I
Primary I/O Voltage: This pin is used to determine
either 3.3V or 5V signaling on the primary bus.
P_VIO must be tied to 3.3V only when all devices
on the primary bus use 3.3V signaling. Otherwise,
P_VIO is tied to 5V.
S_VIO
N22
I
Secondary I/O Voltage: This pin is used to
determine either 3.3V or 5V signaling on the
secondary bus. S_VIO must be tied to 3.3V only
when all devices on the secondary bus use 3.3V
signaling. Otherwise, S_VIO is tied to 5V.
BPCCE
R4
I
Bus/Power Clock Control Management Pin:
When this pin is tied HIGH and the bridge is placed
in the D2 or D3HOT power state, it enables the bridge
to place the secondary bus in the B2 power state.
The secondary clocks are disabled and driven to 0.
When this pin is tied LOW, there is no effect on the
secondary bus clocks when the bridge enters the D2
or D3HOT power state.
CONFIG66
R22
I
66MHz Configuration: This pin indicates if the
bridge is capable of running at 66MHz operation.
Tie HIGH to set bit [21] of offset 04h of the status
register.
PMEENA#
D11
I
Power Management Enable Support: This pin
sets bits [31:27] offset DEh of the Power
Management Capabilities Register.
When tied
LOW, bits [31:27] offset DEh are set to 11111 to
indicate that the secondary devices are capable of
asserting PME#. When this pin is tied HIGH, bits
[31:27] offset DEh are set to 00000 to indicate
that PI7C8154A does not support the PME# pin.
For Intel 21154, this pin is defined as VDD. For
more info, please refer to Appendix on page 113.
相關(guān)PDF資料
PDF描述
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
PI7C9X130DNDE IC PCIE-PCIX BRIDGE 1PORT 256BGA
PI7C9X20303SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20303ULAZPE IC PCIE PACKET SWITCH 132TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8154ANAE-33 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154B 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE
PI7C8154BNA 制造商:Pericom Semiconductor Corporation 功能描述:
PI7C8154BNAE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8154BNAE-80 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*