參數(shù)資料
型號: PI6CVF857A
廠商: Pericom Semiconductor Corp.
英文描述: 1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory
中文描述: 1:10 PLL時鐘驅(qū)動電壓為2.5V的DDR - SDRAM內(nèi)存
文件頁數(shù): 1/14頁
文件大?。?/td> 304K
代理商: PI6CVF857A
1
PS8683B 10/17/03
Product Description
PI6CVF857 PLL clock device is developed for registered DDR DIMM
applications. The device is a zero-delay buffer that distributes a
differential clock input pair (CLK, CLK) to ten differential pairs of
clock outputs (Y[0:9], Y[0:9]), and one differential pair feedback clock
outputs (FBOUT,FBOUT) . The clock outputs are controlled by the
input clocks (CLK, CLK), the feedback clocks (FBIN,FBIN), the 2.5V
LVCMOS input (PWRDWN), and the Analog Power input (AV
DD
).
When input PWRDWN is low while power is applied, the input
receivers are disabled, the PLL is turned off, and the differential clock
outputs are 3-stated. When the AV
DD
is strapped low, the PLL is
turned off and bypassed for test purposes.
When the input frequency falls below a suggested detection fre-
quency that is below the operating frequency of the PLL, the device
will enter a low power mode. An input frequency detection circuit will
detect the low frequency condition and perform the same low power
features as when the PWRDWN input is low.
The PLL in the PI6CVF857 clock driver uses the input clocks (CLK,
CLK) and the feedback clocks (FBIN,FBIN) to provide high-perfor-
mance, low-skew, low-jitter output differential clocks (Y[0:9], Y[0:9]).
The PI6CVF857 is also able to track Spread Spectrum Clocking for
reduced EMI.
Product Features
Operating Frequency up to 220 MHz for PC3200 Registered
DIMM applications
Distributes one differential clock input pair to ten differential
clock output pairs
Inputs (CLK,CLK) and (FBIN,FBIN)
Input PWRDWN: LVCMOS
Outputs (Yx, Yx), (FBOUT, FBOUT)
External feedback pins (FBIN,FBIN) are used to
synchronize the outputs to the clock input
Operates at 2.5V for PC1600, PC2100, PC2700,
and 2.6V for PC3200
Packaging (Pb-free & Green available, select packages):
– 48-pin TSSOP
– 40-pin TQFN
– 56-ball VFBGA
Block Diagram
PI6CVF857
1:10 PLL Clock Driver for
2.5V DDR-SDRAM Memory
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Y0
Y0
Y1
PWRDWN
AVDD
FBIN
FBIN
CLK
CLK
PLL
Y1
Y2
Y2
Y3
Y3
Y4
Y4
Y5
Y5
Y6
Y6
Y7
Y7
Y8
Y8
Y9
Y9
FBOUT
FBOUT
Powerdown
and Test
Logic
相關(guān)PDF資料
PDF描述
PI6CVF857AE 1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory
PI74ALVC162334 16-Bit Universal Bus Driver with 3-State Outputs
PI74ALVC162334A 16-Bit Universal Bus Driver with 3-State Outputs
PI74ALVC162834FD 18-Bit Universal Bus Driver with 3-State Outputs
PI74ALVCH162268 12-Bit To 24-Bit Registered Bus Exchanger
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI6CVF857AE 功能描述:鎖相環(huán) - PLL DDR Clock Buffer SSTL2 RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
PI6CVF857AEX 功能描述:鎖相環(huán) - PLL DDR Clock Buffer SSTL2 RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
PI6CVF857AX 制造商:Pericom Semiconductor Corporation 功能描述:Zero Delay PLL Clock Driver Single 60MHz to 220MHz 48-Pin TSSOP T/R
PI6CVF857NF 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory
PI6CVF857ZDE 功能描述:鎖相環(huán) - PLL DDR Clock Buffer SSTL2 RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray