- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2015 > PI6CV857BAE (Pericom)IC PLL CLK DVR DDR-SDRAM 48TSSOP PDF資料下載
1
PS8639B
10/29/03
ProductDescription
PI6CV857BPLLclockdeviceisdevelopedforregisteredDDRDIMM
applicationsThisPLLClockBufferisdesignedfor2.5VDDQand2.5V
AVDD operation and differential data input and output levels.
The device is a zero delay buffer that distributes a differential clock
inputpair(CLK,CLK)totendifferentialpairsofclockoutputs(Y[0:9],
Y[0:9]) and one differential pair feedback clock outputs
(FBOUT,FBOUT) . The clock outputs are controlled by the input
clocks (CLK, CLK), the feedback clocks (FBIN,FBIN), the 2.5V
LVCMOS input (PWRDWN) and the Analog Power input (AVDD).
When input PWRDWN is low while power is applied, the input
receivers are disabled, the PLL is turned off and the differential clock
outputs are 3-stated. When the AVDD is strapped low, the PLL is
turned off and bypassed for test purposes.
When the input frequency falls below a suggested detection fre-
quency that is below the operating frequency of the PLL, the device
willenteralowpowermode.Aninputfrequencydetectioncircuitwill
detect the low frequency condition and perform the same low power
features as when the PWRDWN input is low.
The PLL in the PI6CV857B clock driver uses the input clocks (CLK,
CLK) and the feedback clocks (FBIN,FBIN) to provide high-perfor-
mance,low-skew,low-jitteroutputdifferentialclocks(Y[0:9],Y[0:9]).
The PI6CV857B is also able to track Spread Spectrum Clocking for
reduced EMI.
ProductFeatures
Operating Frequency up to 200 MHz and exceeds PC2700
RDIMM specification
Distributes one differential clock input pair to ten differential
clock output pairs.
Inputs(CLK,CLK)and(FBIN,FBIN): SSTL_2
Input PWRDWN: LVCMOS
Outputs (Yx,Yx),(FBOUT,FBOUT): SSTL_2
External feedback pins (FBIN,FBIN) are used to
synchronize the outputs to the clock input.
Operates at AVDD = 2.5V for core circuit and internal PLL,
and VDDQ = 2.5V for differential output drivers
Packages (Pb-free and Green available):
-48-pinTSSOP
Block Diagram
PI6CV857B
1:10 PLL Clock Driver for
2.5V DDR-SDRAM Memory
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Y0
Y1
PWRDWN
AVDD
FBIN
CLK
PLL
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
FBOUT
Powerdown
and Test
Logic
VDDQ
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
35
36
34
33
32
31
30
29
28
27
26
25
FBOUT
GND
FBIN
PWRD WN
GND
Y9
Y8
FBOUT
Y7
Y6
Y5
Y9
GND
Y0
Y1
VDDQ
GND
CLK
Y2
GND
Y3
Y4
AGND
AV DD
Pin Configurations: 48-pinTSSOP(packagecodeA)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI6CV857LAE | IC PLL CLK DVR DDR-SDRAM 48TSSOP |
| PI6CVF857ZDE | IC PLL CLK DVR DDR-SDRAM 40-TQFN |
| PI6CX100-00WE | IC OSC VCXO 40MHZ 8-SOIC |
| PI6CX100-27WE | IC OSC VCXO 27MHZ 8-SOIC |
| PT7C4302WEX | IC RTC NVSRAM 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI6CV857BAEX | 功能描述:鎖相環(huán) - PLL DDR Clock Buffer SSTL2 RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6CV857BAX | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI6CV857L | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:PLL Clock Driver for 2.5V DDR-SDRAM Memory |
| PI6CV857LA | 制造商:PERICOM 制造商全稱(chēng):Pericom Semiconductor Corporation 功能描述:PLL Clock Driver for 2.5V DDR-SDRAM Memory |
| PI6CV857LAE | 功能描述:鎖相環(huán) - PLL 170 MHZ 1:10 SSTV Clock Driver RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。