- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄383740 > PFR4200MPB40 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) FlexRay Communication Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | PFR4200MPB40 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | FlexRay Communication Controllers |
| 中文描述： | FlexRay通信控制器 |
| 文件頁(yè)數(shù)： | 176/260頁(yè) |
| 文件大?。?/td> | 1782K |
| 代理商： | PFR4200MPB40 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)當(dāng)前第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)
MFR4200 FlexRay Communication Controller
MFR4200 Data Sheet, Rev. 0
176
Freescale Semiconductor
3.5.6.1.2
CC Operations during Reception
The CC receives every frame to a shadow message buffer first, as shown in
Figure 3-136
.
NOTE
A frame received in slot n and stored in a configured message buffer or FIFO
is accessible to the host, through the CHI, 16 μT after the start of slot n+1.
The CC performs a filtering process based on filter configuration. This process takes place every time the
CC receives a semantically valid and syntactically correct frame. In this process, the CC sequentially
compares all the receive message buffers filters to the received ones. The first message buffer matching all
the filtering requirements will be updated with the new frame. The matching message buffer will be
overwritten, if the message buffer was already full (IFLG = 1). If a received frame does not match the
filtering fields of any receive message buffer, it will be compared with the FIFO filters. If a frame matches
the FIFO filtering parameters, it will be stored in the FIFO; otherwise, it will be ignored. The CC ignores
invalid frames and does not store them in buffers.
The received frame will be stored in the first matching receive message buffer. The search engine starts
after the end of the FIFO, or at message buffer 0 (if no FIFO is configured), and searches upwards. Thus,
if there are two receive message buffers matching the received frame, the frame will always be stored in
the buffer with the lower buffer index. The CC does not check which buffer fits the frame best. Thus, if a
message buffer holds a filtering subset of another message buffer, that message buffer (with the filtering
subset) must be located at the lower message buffer index. The application must manage this.
The matching message buffer will not be updated if it is still locked. If the message buffer is locked after
reception, it will be updated as soon as it is unlocked. If the buffer is locked for more than one
communication cycle and, if the frame, which matches that message buffer filtering, is received twice
during this period, the buffer will be updated with the newer frame, as soon as it is unlocked, and a frame
lost error will be raised to the host (see
Section 3.2.3.6.3, “CHI Error Register (CHIER)
”). The
corresponding IFLG bit (message buffer is full) is set every time the message buffer is updated, and, if
enabled, a receive interrupt is generated.
In the case of locking, when the host may lock one receive message buffer, the CC has two shadow message
buffers per channel to continue frame reception targeted for any receive message buffers including the
locked one.
NOTE
During the filtering process, the CC must check the payload length field of
a received frame before the CC applies message ID filtering. If the payload
length of a received frame is too small to hold the full message ID value, the
CC performs the message ID filtering with the default message ID value
(0x0).
3.5.6.2
Data Collection during Transmit Operation
Some or all of the message buffers can be configured as transmit message buffers via the BUFCSnR
register sets (see
Section 3.4.1, “Message Buffer Control, Configuration and Status Register
”). The
configuration of transmit message buffers must comply with the buffer configuration procedure and
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PFR850S | FAST RECOVERY RECTIFIER DIODES |
| PFR851S | FAST RECOVERY RECTIFIER DIODES |
| PFR852S | FAST RECOVERY RECTIFIER DIODES |
| PFR853S | FAST RECOVERY RECTIFIER DIODES |
| PFR854S | FAST RECOVERY RECTIFIER DIODES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PFR4310E1MAE40 | 制造商:Freescale Semiconductor 功能描述: |
| PFR4KR100E | 制造商:OHMITE 制造商全稱:Ohmite Mfg. Co. 功能描述:Powr-Rib Edgewound Edgewound and Round Wire |
| PFR5 102J630J11L4 | 制造商:Evox Rifa / KEMET 功能描述:PULSE CAP 0.001UF 630VDC |
| PFR5 102J63J11L4 | 制造商:Evox Rifa / KEMET 功能描述:PULSE CAP 0.001UF 63VDC |
| PFR5 103J63J12L4 | 制造商:Evox Rifa / KEMET 功能描述:PULSE CAP 0.01UF 63VDC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。