參數(shù)資料
型號: PEF2080
廠商: SIEMENS AG
英文描述: S/T Bus Interface Circuit(SBC)
中文描述: S / T的總線接口電路(SBC)的
文件頁數(shù): 42/74頁
文件大?。?/td> 2620K
代理商: PEF2080
Semiconductor Group
43
Operational Description
TE / LT-T Mode
F3 power down
This is the deactivated state of the physical protocol.The receive line awake unit is active except
during a RST pulse. Clocks are disabled if ENCK = 1 (TE mode). The power consumption in this
state is approximately 22 mW when the clock is running, and 4 mW otherwise.
F3 power up
This state is identical to “F3 power down”, except for the C/l output message. The state is invoked
by a C/l command TIM = “0000” (or SDI static low). After the subsequent activation of the clocks the
PU message is outputted. This occurs 0,5 ms to 4 ms after application of TIM, depending on crystal
capacitances. If, however, the SBC is disconnected from the S interface (CON = 0), the C/l
message DIS is outputted.
F3 pend. deact.
The SBC reaches this state after receiving INFO0 (from states F5 to F8) for 16 ms (64 frames). This
time constant is a “flywheel” to prevent accidental deactivation. From this state an activation is only
possible from the line (transition “F3 pend. deact.” to “F5 unsynchronized”). A power down state
may be reached only after receiving DIU.
F4 pend. act.
Activation has been requested from the terminal, INFO1 is transmitted, INFO0 is still received,
“Power Up” is transmitted in the C/l channel. This state is stable: timer T3 (I.430) is to be
implemented in software.
F5 unsynchronized
At the reception of any signal from the NT, the SBC ceases to transmit INFO1 and awaits
identification of INFO2 or INFO4. This state is reached at most 50 s after a signal different from
INFO0 is present at the receiver of the SBC.
F6 synchronized
When the SBC receives an activation signal (INFO2), it responds with INFO3 and waits for normal
frames (INFO4). This state is reached at most 6 ms after an INFO2 arrives at the SBC (when the
oscillator was disabled in “F3 power down”).
F7 activated
This is the normal active state with the layer-1 protocol activated in both directions. From state “F6
synchronized”, state F7 is reached at most 0,5 ms after reception of INFO4. From state “F3 power
down” with the oscillator disabled, state F7 is reached at most 6 ms after the SBC is directly
activated by INFO4.
F8 lost framing
This is the condition where SBC has lost frame synchronization and is awaiting re-synchronization
by INFO2 or INFO4 or deactivation by INFO0.
相關(guān)PDF資料
PDF描述
PEF22554 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
PEF22554E Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
PEF22554HT Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
PEF2256 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
PEF2256E Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEF2080-N 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:S/T Bus Interface Circuit(SBC)
PEF2091 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit)
PEF2091F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?ISDN Echocancellation Circuit - 2B1Q Code?
PEF2091FV5.3 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit)
PEF2091HV5.3 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit)