- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378049 > PEF2080 (SIEMENS AG) S/T Bus Interface Circuit(SBC) PDF資料下載
參數(shù)資料
| 型號(hào)： | PEF2080 |
| 廠商： | SIEMENS AG |
| 英文描述： | S/T Bus Interface Circuit(SBC) |
| 中文描述： | S / T的總線(xiàn)接口電路（SBC）的 |
| 文件頁(yè)數(shù)： | 33/74頁(yè) |
| 文件大?。?/td> | 2620K |
| 代理商： | PEF2080 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
Semiconductor Group
34
Functional Description
Q Channel
The SBC provides Q-channel support by transmitting a binary “1” in each frame in which a “1” is
received in the F
A
-bit position of the NT-to-TE frame. Thus interference of F
A
bits from one TE with
the Q bits in passive bus configurations is avoided.
LT-T Application
As in TE applications, the receive 192-kHz clock is adaptively derived from the S-interface data. The
transmit frame is shifted by two bits with respect to the receive frame.
The SBC provides a 512-kHz clock, CP, derived from the 192-kHz receive line clock with the DPLL.
If necessary, this reference clock may be used to synchronize the central system (“NT2”) clock
generator. The system timing is input over IOM interface bit and frame clocks, DCL and FSC. The
relative position of the S and IOM frame is arbitrary. Moreover, the SBC prevents a slip from
occurring if the wander between the DCL and CP clocks does not exceed a limit (The SBC enables
intermediate storage of: 3xB
1
, 3xB
2
and four D bits, for phase difference and wander absorption). ln
case a wander greater than 24
μ
s is exceeded (cf CCITT Q.503), a warning is sent twice by the
SBC in the C/l channel (“slip”).
If the analog test loop (TL3) is closed, the 192-kHz line clock is internally derived from DCL:
therefore no slips can occur in this case.
Since only point to point configurations can be realized with the LT-T application, bus availability
indication is not required. However, the D-echo bit is still monitored and interference-free
transmission is indicated by the BUSY bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEF22554 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554HT | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEF2080-N | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:S/T Bus Interface Circuit(SBC) |
| PEF2091 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091F | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?ISDN Echocancellation Circuit - 2B1Q Code? |
| PEF2091FV5.3 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091HV5.3 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。