- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367901 > PEB2466-H LTC3409 Evaluation Kit PDF資料下載
參數(shù)資料
| 型號： | PEB2466-H |
| 英文描述： | LTC3409 Evaluation Kit |
| 中文描述： | A-Law/u-Law編解碼器 |
| 文件頁數(shù)： | 20/73頁 |
| 文件大?。?/td> | 1618K |
| 代理商： | PEB2466-H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
PEB 2466
PEF 2466
Functional Description
Hardware Reference Manual
11
2001-02-20
Figure 4
SICOFI
4-μC Block Diagram
Figure 4
shows the functional blocks and the interface pins of the SICOFI
4-μC:
Four independent bi-directional voice channels;
Oversampling sigma-delta A/D and D/A converters with excellent resolution, dynamic
range, linearity, accuracy and signal-to-noise performance;
Hardware filters for decimation and interpolation of the ADC and DAC bit stream, and
pre-processing of the voice data to reduce the load of the DSP;
DSP core with programmable, channel-independent filter structures for impedance
matching, transhybrid balancing, frequency correction and level adjustments;
Configurable A-Law or μ-Law compressor and expander units;
Two PCM ports with data rates from 128 kbps to 8 Mbps per highway;
Programmable time slot assignment for each channel;
twenty-eight signaling input and output pins, accessible through registers;
On-chip PLL for an internal 16.384 MHz clock;
Two programmable versatile clock outputs;
Eight common configuration registers (XR-Registers) affecting all four channels;
Four sets of six channel-specific registers (CR-Registers); and
Coefficient RAM (CRAM) for filter coefficients storage for each channel.
PEB 2466, SICOFI4-μC
PCM-
Interface
with
Time Slot
Assignment
ADC
DAC
Programmable
Filters and Gain
Hardware
Filters
Digital Signal Processing
ADC
DAC
Programmable
Filters and Gain
Hardware
Filters
A-Law
or
μ-Law
ADC
DAC
Programmable
Filters and Gain
Hardware
Filters
ADC
DAC
Programmable
Filters and Gain
Hardware
Filters
Signaling Interface
Serial Microcontroller Interface
Compander
A-Law
or
μ-Law
A-Law
or
μ-Law
A-Law
or
μ-Law
V
IN1
V
OUT1
V
IN2
V
OUT2
V
IN3
V
OUT3
V
IN4
V
OUT4
FSC
PCLK
DXA
DRA
TCA#
Highway A
DXB
DRB
TCB#
Highway B
DOUT
DIN
CS#
DCLK
INT12
INT34
Registers and CRAM
SIx_y
SOx_y
SBx_y
PLL,
Clocking
MCLK
CHCLK2
CHCLK1
2466_205
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB24901H | LTC3026 Evaluation Kit |
| PEB24902H | LTC4413 Evaluation Kit |
| PEF2426 | Analog IC |
| PEF2445N | ?Multipoint Switching and Conferencing Unit - Attenuation? |
| PEF24622 | ?SOCRATES-4? |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2466-HV1.2 | 制造商:Siemens 功能描述:A/MU-LAW, PCM CODEC, PQFP64 |
| PEB2466HV1.3 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2466HV1.4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2466HV1.4GD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB2466HV2.2 | 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。