- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369960 > PDI1394P22BD (NXP SEMICONDUCTORS) 3-port physical layer interface PDF資料下載
參數(shù)資料
| 型號： | PDI1394P22BD |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3-port physical layer interface |
| 中文描述： | 3 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 30/42頁 |
| 文件大小： | 233K |
| 代理商： | PDI1394P22BD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary data
PDI1394P23
2-port/1-port 400 Mbps physical layer interface
2001 Sep 06
30
without any packet data. A null packet is transmitted whenever the
packet speed exceeds the capability of the receiving PHY, or
whenever the LLC immediately releases the bus without transmitting
any data. In this case, the PHY will assert Receive on the CTL
terminals with the “data-on” indication (all 1’s) on the D terminals,
followed by Idle on the CTL terminals, without any speed code or
data being transferred. In all cases, in normal operation, the
PDI1394P23 sends at least one “data-on” indication before sending
the speed code or terminating the receive operation.
The PDI1394P23 also transfers its own self-ID packet, transmitted
during the self-ID phase of bus initialization to the LLC. This packet
is transferred to the LLC just as any other received self-ID packet.
The sequence of events for a normal packet reception is as follows:
Receive operation initiated. The PHY indicates a receive
operation by asserting Receive on the CTL lines. Normally, the
interface is idle when receive is asserted. However, the receive
operation may interrupt a status transfer operation that is in
progress so that the CTL lines may change from status to receive
without an intervening idle.
Data-on indication. The PHY may assert the data-on indication code
on the D lines for one or more cycles preceding the speed code.
Speed code. the PHY indicates the speed of the received packet
by asserting a speed code on the D lines for one cycle
immediately preceding packet data. The link decodes the speed
code on the first Receive cycle for which the D lines are not the
data-on code. If the speed code is invalid, or indicates a speed
higher than that which the link is capable of handling, the link
should ignore the subsequent data.
Receive data. Following the data-on indication (if any) and the
speed code, the PHY asserts packet data on the D lines with
receive on the CTL lines for the remainder of the receive operation.
Receive operation terminated. The PHY terminates the receive
operation by asserting the idle on the CTL lines. The PHY asserts
at least one cycle of idle following a receive operation.
SYSCLK
(a)
(b)
CTL0, CTL1
D0–D7
XX
00
00
10
00
01
dn
FF (“data-on”)
SV01760
(e)
d0
SPD
(c)
(d)
NOTE:
SPD = Speed code; see Table 19; d0–dn = Packet data.
Figure 16.
Normal Packet Reception Timing
The sequence of events for a null packet reception is as follows:
Receive operation initiated. The PHY indicates a receive
operation by asserting receive on the CTL lines. Normally, the
interface is idle when receive is asserted. However, the receive
operation may interrupt a status transfer operation that is in
progress so that the CTL lines may change from status to receive
without an intervening idle.
Data-on indication. The PHY asserts the data-on indication code
on the D lines for one or more cycles.
Receive operation terminated. The PHY terminates the receive
operation by asserting Idle on the CTL lines. The PHY shall
assert at least one cycle of Idle following a receive operation.
SYSCLK
(a)
(b)
CTL0, CTL1
D0–D7
XX
00
00
10
00
01
FF (“data-on”)
SV01761
(c)
Figure 17.
Null Packet Reception Timing
相關PDF資料 |
PDF描述 |
|---|---|
| PDI1394L11BA | 1394 AV link layer controller |
| PDI1394L21BE | 1394 full duplex AV link layer controller |
| PDI1394L21BP | 1394 full duplex AV link layer controller |
| PDL-TTL-7-1 | Programmable Delay Line |
| PDL-TTL-7-14 | Programmable Delay Line |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P23 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface |
| PDI1394P23BD | 功能描述:IC IEEE 1394 LINK CTRLR 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| PDI1394P23BD,118 | 功能描述:輸入/輸出控制器接口集成電路 1394 2-PORT PHY NO NEW DESIGNS RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| PDI1394P23BD,151 | 功能描述:輸入/輸出控制器接口集成電路 DO NOT USE ORDER -T PART RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| PDI1394P23BD,157 | 功能描述:輸入/輸出控制器接口集成電路 IEEE1394A 2 PORT PHY RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。