SBAS452 鈥� SEPTEMBER 2008 ................................................................" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� PCM3168APAP
寤犲晢锛� Texas Instruments
鏂囦欢闋佹暩(sh霉)锛� 43/68闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC 24-BIT AUDIO CODEC 64-HTQFP
妯欐簴鍖呰锛� 160
椤炲瀷锛� 闊抽牷绶ㄨВ纰煎櫒
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶
鍒嗚鲸鐜囷紙浣嶏級锛� 24 b
ADC / DAC 鏁�(sh霉)閲忥細 6 / 8
涓夎绌嶅垎瑾�(di脿o)璁婏細 鏄�
S/N 姣�锛屾婧� ADC / DAC (db)锛� 107 / 112锛堝樊鍒嗭級锛�104 / 112锛堝柈绔級
鍕曟厠(t脿i)鑼冨湇锛屾婧� ADC / DAC (db)锛� 107 / 112锛堝樊鍒嗭級锛�104 / 112锛堝柈绔級
闆诲 - 闆绘簮锛屾ā鎿細 4.5 V ~ 5.5 V
闆诲 - 闆绘簮锛屾暩(sh霉)瀛楋細 3 V ~ 3.6 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 64-TQFP 瑁搁湶鐒婄洡
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 64-HTQFP锛�10x10锛�
鍖呰锛� 鎵樼洡
鐢�(ch菐n)鍝佺洰閷勯爜闈細 1077 (CN2011-ZH PDF)
鍏跺畠鍚嶇ū锛� 296-23899-5
SBAS452 鈥� SEPTEMBER 2008 ......................................................................................................................................................................................... www.ti.com
DEC
HEX
B7
B6
B5
B4
B3
B2
B1
B0
82
52
鈥�
PSVAD2
PSVAD1
PSVAD0
鈥�
BYP2
BYP1
BYP0
PSVAD[2:0] ADC Power-save control
These bits control the ADC power-save mode. In power-save mode, DOUT is forced into ZERO
with a fade-out sequence, the internal ADC data are reset, and the ADC goes into a power-down
state. For power-save mode release, a fade-in sequence is applied on DOUT in resume process.
The serial mode control is enabled during this mode. Wait times greater than tADCDLY2 are
required for the status change because of the power-save control turning on/off.
Default value: 000.
PSVAD
ADC Power-save control
xx0
ADC1/2 normal operation
xx1
ADC1/2 power-save mode
x0x
ADC3/4 normal operation
x1x
ADC3/4 power-save mode
0xx
ADC5/6 normal operation
1xx
ADC5/6 power-save mode
BYP[2:0]
ADC HPF bypass control
These bits control the HPF function and dc components of the input signal; internal dc offset is
converted in bypass mode.
Default value: 000.
BYP
ADC HPF bypass control
xx0
ADC1/2 normal output, HPF enabled
xx1
ADC1/2 bypassed output, HPF disabled
x0x
ADC3/4 normal output, HPF enabled
x1x
ADC3/4 bypassed output, HPF disabled
0xx
ADC5/6 normal output, HPF enabled
1xx
ADC5/6 bypassed output, HPF disabled
48
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): PCM3168A PCM3168A-Q1
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VE-B5X-IX-B1 CONVERTER MOD DC/DC 5.2V 75W
VE-B5W-IX-B1 CONVERTER MOD DC/DC 5.5V 75W
VE-B5V-IW-B1 CONVERTER MOD DC/DC 5.8V 100W
PCM3168APAPR IC 24-BIT AUDIO CODEC 64-HTQFP
VE-B5L-IW-B1 CONVERTER MOD DC/DC 28V 100W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
PCM3168APAPR 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC 24B,96/192kHz,6ch-in 8ch-out Aud CODEC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel
PCM3168APAPRG4 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC 24B,96/192kHz,6ch-in 8ch-out Aud CODEC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel
PCM3168A-Q1 鍒堕€犲晢:TI 鍒堕€犲晢鍏ㄧū:Texas Instruments 鍔熻兘鎻忚堪:24-Bit, 96-kHz/192-kHz, 6-In/8-Out Audio Codec with Differential Input/Output
PCM3168ATPAPQ1 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC 24B,6-In/8-Out Audio CODEC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel
PCM3168ATPAPRQ1 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC 24B,6-In/8-Out Audio CODEC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel