- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367816 > PCF5001T (NXP SEMICONDUCTORS) POCSAG Paging Decoder PDF資料下載
參數(shù)資料
| 型號： | PCF5001T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 尋呼電路 |
| 英文描述： | POCSAG Paging Decoder |
| 中文描述： | TELECOM, PAGING DECODER, PDSO28 |
| 封裝： | 7.50 MM, PLASTIC, MS-013AE, SOT-136-1, SOP-28 |
| 文件頁數(shù)： | 9/44頁 |
| 文件大?。?/td> | 273K |
| 代理商： | PCF5001T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
1997 Mar 04
9
Philips Semiconductors
Product specification
POCSAG Paging Decoder
PCF5001
Fig.3 Pin configuration PCF5001T (SOT136-1).
handbook, halfpage
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
MCD455 - 1
DS
DO
OR
BL
AI
ON
SR
SK
IE
TT
OM
AL
FL
PCF5001T
CN
CP
DI
BS
PD
PS
X1
X2
TS
AH
OL
RE
Vref
VDD
VSS
Fig.4 Pin configuration PCF5001H (SOT358-1).
handbook, halfpage
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
1
1
1
1
1
1
1
3
3
3
2
2
2
2
2
index
corner
IE
n.c.
SK
SR
ON
AI
n.c.
BL
O
D
D
F
Vr
C
C
VD
DI
BS
PD
n.c.
n.c.
PS
X1
X2
T
A
O
R
A
O
VS
T
PCF5001H
MLB048
7
FUNCTIONAL DESCRIPTION
The PCF5001 is a very low power Decoder and Pager
Controller specifically designed for use in new generation
radio pagers. The architecture of the PCF5001 allows for
flexible application in a wide variety of radio pager designs.
The PCF5001 is fully compatible with “CCIR radio paging
Code Number 1”(also known as the POCSAG code)
operating at the originally specified 512 bits/s data rate,
and also at the newly specified 1200 bits/s data rate
(2400 bits/s operation is also possible). The PCF5001 also
offers features which extend the basic flexibility and
efficiency of this code standard.
7.1
The PCF5001 supports two basic modes of
operation
In
alert-only pager
mode only a minimum number of
external components are required to build a complete
tone-only pager. Selection of operating states ON, OFF or
SILENT is achieved using a slider switch interface.
In
display pager
mode the state input logic is switched to
a bus interface structure. Received calls and messages
are transferred to an external microcontroller via the serial
microcontroller interface. A built-in voltage converter with
increased drive capabilities can supply doubled supply
voltage output, and appropriate logic level shifting on
microcontroller interface signals is provided.
Upon reception of valid calls one of eight different call
cadences is generated; upon status interrogation status
indication tones make the current status of the decoder
available to the user.
On-chip non-volatile 114-bit EEPROM storage is provided
to hold up to four user addresses, two frame numbers and
the programmed decoder configuration.
Synchronization to the input data stream is achieved using
the improved ACCESS
algorithm, which allows for data
synchronization and re-synchronization without preamble
detection while minimizing battery power consumption by
receiver power control. One of four error correction
algorithms is applied to the received data to optimize the
call success rate.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF50603 | Controller for power supply and battery management |
| PCF50603HN | Controller for power supply and battery management |
| PCF50732 | Baseband and audio interface for GSM |
| PCF50732H | Baseband and audio interface for GSM |
| PCF7991AT | Advanced Basestation IC, ABIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF5001TD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCF5001TD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCF5012 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CODEC， Single |
| PCF5012A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CODEC， Single |
| PCF50600HN/N1.518 | 制造商:St-Nxp Wireless Merger 功能描述:SXPPCF50600HN/N1.518 518 PWR MGT UNIT_IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。