- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9546D (NXP SEMICONDUCTORS) 4-channel I2C switch with reset PDF資料下載
參數(shù)資料
| 型號(hào)： | PCA9546D |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-channel I2C switch with reset |
| 中文描述： | 9546 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16 |
| 封裝： | 3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16 |
| 文件頁(yè)數(shù)： | 12/17頁(yè) |
| 文件大?。?/td> | 139K |
| 代理商： | PCA9546D |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
Philips Semiconductors
Product data sheet
PCA9546
4-channel I
2
C switch with reset
2004 Sep 30
12
AC CHARACTERISTICS
SYMBOL
PARAMETER
STANDARD-MODE
I
2
C-BUS
MIN
—
0
4.7
FAST-MODE
I
2
C-BUS
MIN
—
0
1.3
UNIT
MAX
0.3
1
100
—
MAX
0.3
1
400
—
t
pd
f
SCL
t
BUF
Propagation delay from SDA to SD
n
or SCL to SC
n
SCL clock frequency
Bus free time between a STOP and START condition
Hold time (repeated) START condition
After this period, the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Set-up time for STOP condition
Data hold time
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Capacitive load for each bus line
Pulse width of spikes which must be suppressed
by the input filter
Data valid (HL)
Data valid (LH)
Data valid Acknowledge
ns
kHz
μ
s
t
HD;STA
4.0
—
0.6
—
μ
s
t
LOW
t
HIGH
t
SU;STA
t
SU;STO
t
HD;DAT
t
SU;DAT
t
R
t
F
C
b
4.7
4.0
4.7
4.0
0
2
250
—
—
—
—
—
—
—
3.45
—
1000
300
400
1.3
0.6
0.6
0.6
0
2
100
—
—
—
—
0.9
—
300
300
400
μ
s
μ
s
μ
s
μ
s
μ
s
ns
ns
μ
s
μ
s
20 + 0.1C
b3
20 + 0.1C
b3
—
t
SP
—
50
—
50
ns
t
VD:DATL
t
VD:DATH
t
VD:ACK
RESET
t
WL(rst)
t
rst
t
REC:STA
NOTES:
1. Pass gate propagation delay is calculated from the 20
typical R
and the 15 pF load capacitance.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH(min)
of the SCL signal) in order to bridge
the undefined region of the falling edge of SCL.
3. C
b
= total capacitance of one bus line in pF.
—
—
—
1
—
—
—
1
μ
s
μ
s
μ
s
0.6
1
0.6
1
Pulse width low reset
Reset time (SDA clear)
Recovery to Start
4
—
—
—
4
—
—
—
ns
ns
ns
500
0
500
0
t
SP
t
BUF
t
HD;STA
P
P
S
t
LOW
t
R
t
HD;DAT
t
F
t
HIGH
t
SU;DAT
t
SU;STA
Sr
t
HD;STA
t
SU;STO
SDA
SCL
SU00645
Figure 13. Definition of timing on the I
2
C-bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9546PW | 4-channel I2C switch with reset |
| PCA9549 | Octal bus switch with individually I2C-bus controlled enables |
| PCA9555N | 16-bit I2C and SMBus I/O port with interrupt |
| PCA9555 | 16-bit I2C and SMBus I/O port with interrupt |
| PCA9556 | Octal SMBus Registered Interface(八位SM總線寄存接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9546PW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C switch with reset |
| PCA9547 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-channel I2C-bus multiplexer with reset |
| PCA9547BS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-channel I2C-bus multiplexer with reset |
| PCA9547BS,118 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 8-CH I2C MUX W/RESET RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| PCA9547BS,118-CUT TAPE | 制造商:NXP 功能描述:PCA9547 Series 8-Channel I2C-Bus Translating Multiplexer with Reset - HVQFN - 24 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。