- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9543PW (NXP SEMICONDUCTORS) 2-channel I2C switch with interrupt logic and reset PDF資料下載
參數(shù)資料
| 型號(hào)： | PCA9543PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 2-channel I2C switch with interrupt logic and reset |
| 中文描述： | 9543 SERIES, 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO14 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 |
| 文件頁(yè)數(shù)： | 6/15頁(yè) |
| 文件大小： | 120K |
| 代理商： | PCA9543PW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
Philips Semiconductors
Product data sheet
PCA9543
2-channel I
2
C switch with interrupt logic and reset
2004 Oct 01
6
CHARACTERISTICS OF THE I
2
C-BUS
The I
2
C-bus is for 2-way, 2-line communication between different ICs
or modules. The two lines are a serial data line (SDA) and a serial
clock line (SCL). Both lines must be connected to a positive supply
via a pull-up resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock pulse. The data on the
SDA line must remain stable during the HIGH period of the clock
pulse as changes in the data line at this time will be interpreted as
control signals (see FIgure 6).
SDA
SCL
SW00363
data line
stable;
data valid
change
of data
allowed
Figure 6. Bit transfer
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A
HIGH-to-LOW transition of the data line, while the clock is HIGH is
defined as the start condition (S). A LOW-to-HIGH transition of the
data line while the clock is HIGH is defined as the stop condition (P)
(see Figure 7).
System configuration
A device generating a message is a transmitter: a device receiving
is the receiver. The device that controls the message is the master
and the devices which are controlled by the master are the slaves
(see Figure 8).
SDA
SCL
SW00365
S
P
SDA
SCL
START condition
STOP condition
Figure 7. Definition of start and stop conditions
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
SW00366
I
2
C
MULTIPLEXER
SLAVE
Figure 8. System configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9544D | BUS CONTROLLER |
| PCA9561D | EEPROM |
| PCA9561PW | EEPROM |
| PCA9544PWDH | 4-channel I2C multiplexer and interrupt controller |
| PCA9544PW | 4-channel I2C multiplexer and interrupt controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9544 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C multiplexer and interrupt controller |
| PCA9544A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus MULTIPLEXER WITH INTERRUPT LOGIC |
| PCA9544A_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:4-CHANNEL I2C AND SMBus MULTIPLEXER WITH INTERRUPT LOGIC |
| PCA9544A_09 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-channel I2C-bus multiplexer with interrupt logic |
| PCA9544ABS | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。