參數(shù)資料
型號: PCA9542
廠商: NXP Semiconductors N.V.
英文描述: 2-channel IIC multiplexer and interrupt controller(2通道IIC多路復(fù)用器和中斷控制器)
中文描述: 2通道復(fù)用器和國際進(jìn)口中斷控制器(2通道進(jìn)口證多路復(fù)用器和中斷控制器)
文件頁數(shù): 8/10頁
文件大小: 74K
代理商: PCA9542
Philips Semiconductors
Product specification
PCA9542
2-channel I
2
C multiplexer and interrupt controller
1999 Oct 07
8
AC CHARACTERISTICS
SYMBOL
PARAMETER
STANDARD-MODE
I
2
C-BUS
MIN
FAST-MODE I
2
C-BUS
UNIT
MAX
0.3
1
100
MIN
MAX
0.3
1
400
t
pd
f
SCL
t
BUF
Propagation delay from SDA to SD
n
or SCL to SC
n
SCL clock frequency
Bus free time between a STOP and START condition
Hold time (repeated) START condition
After this period, the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Data hold time:
for CBUS compatible masters
for I
2
C-bus devices
Data set-up time
Set-up time for STOP condition
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Capacitive load for each bus line
ns
KHz
μ
s
0
0
4.7
1.3
t
HD:STA
4.0
0.6
μ
s
t
LOW
t
HIGH
t
SU:STA
4.7
4.0
4.7
1.3
0.6
0.6
μ
s
μ
s
μ
s
t
HD:DAT
5.0
0
2
250
4.0
0
2
μ
s
μ
s
ns
ns
ns
μ
s
pF
0.9
3
300
300
400
t
SU:DAT
t
SU:STO
t
r
t
f
C
b
INT
t
iv
t
ir
L
pwr
H
pwr
NOTES:
1. Pass gate propagation delay is calculated from the 20
typical R
ON
and and the 15 pF load capacitance.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH
min
of the SCL signal) in order to bridge
the undefined region of the falling edge of SCL.
3. The maximum t
HD:DAT
has only to be met if the device does not stretch the LOW period (t
LOW
) of the SCL signal.
4. A fast-mode I
2
C bus device can be used in a standard-mode I
2
C-bus system, but the requirement t
SU:DAT
250 ns must then be met. This
will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period
of the SCL signal, it must output the next data bit to the SDA line t
rmax
+ t
SU:DAT
= 1000 + 250 = 1250 ns (according to the standard-mode
I
2
C-bus specification) before the SCL line is released.
5. C
b
= total capacitance of one bus line in pF.
100
4
1000
300
400
20 + 0.1C
b5
20 + 0.1C
b5
0.6
INTn to INT active valid time
INTn to INT inactive delay time
LOW level pulse width rejection or INTn inputs
HIGH level pulse width rejection or INTn inputs
4
2
4
2
μ
s
μ
s
ns
ns
1
1
500
500
t
SP
t
BUF
t
HD;STA
P
P
S
t
LOW
t
R
t
HD;DAT
t
F
t
HIGH
t
SU;DAT
t
SU;STA
Sr
t
HD;STA
t
SU;STO
SDA
SCL
SU00645
Figure 8. Definition of timing on the I
2
C-bus
相關(guān)PDF資料
PDF描述
PCA9542PW 2-channel I2C multiplexer and interrupt controller
PCA9542PWDH 2-channel I2C multiplexer and interrupt controller
PCA9543 2-channel I2C switch with interrupt logic and reset
PCA9543D 2-channel I2C switch with interrupt logic and reset
PCA9543PW 2-channel I2C switch with interrupt logic and reset
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCA9542A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-channel I2C-bus multiplexer and interrupt logic
PCA9542AD 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 2-CH I2C MUX W/INTERRUPT RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
PCA9542AD,112 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 2-CH I2C MUX RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
PCA9542AD,118 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 I2C MUX 2CH RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
PCA9542AD,118-CUT TAPE 制造商:NXP 功能描述:PCA9542A Series 2-Channel I2C-bus Multiplexer and Interrupt Logic - SOIC - 14