- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367809 > PCA9540B (NXP Semiconductors N.V.) 2-channel I2C multiplexer PDF資料下載
參數(shù)資料
| 型號： | PCA9540B |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 2-channel I2C multiplexer |
| 中文描述： | 2通道的I2C多路復(fù)用器 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大?。?/td> | 138K |
| 代理商： | PCA9540B |
Philips Semiconductors
Product data sheet
PCA9540B
2-channel I
2
C multiplexer
2004 Sep 29
5
CHARACTERISTICS OF THE I
2
C-BUS
The I
2
C-bus is for 2-way, 2-line communication between different ICs
or modules. The two lines are a serial data line (SDA) and a serial
clock line (SCL). Both lines must be connected to a positive supply
via a pull-up resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not busy.
Bit transfer
One data bit is transferred during each clock pulse. The data on the
SDA line must remain stable during the HIGH period of the clock
pulse as changes in the data line at this time will be interpreted as
control signals (see FIgure 6).
SDA
SCL
SW00363
data line
stable;
data valid
change
of data
allowed
Figure 6. Bit transfer
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A
HIGH-to-LOW transition of the data line, while the clock is HIGH is
defined as the start condition (S). A LOW-to-HIGH transition of the
data line while the clock is HIGH is defined as the stop condition (P)
(see Figure 7).
System configuration
A device generating a message is a ‘transmitter’, a device receiving
is the ‘receiver’. The device that controls the message is the
‘master’ and the devices which are controlled by the master are the
‘slaves’ (see Figure 8).
SDA
SCL
SW00365
S
P
SDA
SCL
START condition
STOP condition
Figure 7. Definition of start and stop conditions
MASTER
TRANSMITTER/
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER/
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER/
RECEIVER
SDA
SCL
SW00366
I
2
C
MULTIPLEXER
SLAVE
Figure 8. System configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9540PWDH | 2-channel I2C multiplexer |
| PCA9540 | 2-channel I2C multiplexer |
| PCA9540D | 2-channel I2C multiplexer |
| PCA9541 | 2-to-1 I2C master selector with interrupt logic and reset |
| PCA9542 | 2-channel IIC multiplexer and interrupt controller(2通道IIC多路復(fù)用器和中斷控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA9540BD | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 I2C MUX 2CH BI-DIR RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| PCA9540BD,112 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 I2C MUX 2CH BI-DIR RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| PCA9540BD,118 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 2-CHANNEL I2C MULTIPLEXER RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| PCA9540BD112 | 制造商:NXP Semiconductors 功能描述:IC 2CH I2C BUS MULTIPLEXER 5.5V SOIC-8 |
| PCA9540BDP | 制造商:NXP Semiconductors 功能描述:IC MUX 2CH I2C 8TSSOP 制造商:NXP Semiconductors 功能描述:IC, MUX, 2CH, I2C, 8TSSOP 制造商:NXP Semiconductors 功能描述:IC, MUX, 2CH, I2C, 8TSSOP; No. of Circuits:1; Supply Current:20A; On State Resistance Max:31ohm; Supply Voltage Range:2.3V to 5.5V; Analogue Switch Case Style:TSSOP; No. of Pins:8; Multiplexer Configuration:2:1; Operating ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。