參數(shù)資料
型號: PCA84C646
廠商: NXP Semiconductors N.V.
英文描述: Microcontrollers for TV tuning control and OSD applications(應用于TV調(diào)頻和OSD的微控制器)
中文描述: 微控制器的控制和調(diào)整(應用于電視調(diào)頻和OSD的微控制器應用的電視OSD)
文件頁數(shù): 16/72頁
文件大?。?/td> 564K
代理商: PCA84C646
1995 Jun 15
16
Philips Semiconductors
Preliminary specification
Microcontrollers for TV tuning
control and OSD applications
PCA84C646; PCA84C846
9
OSD (ON SCREEN DISPLAY) FUNCTION
9.1
Features
Display RAM: 64
×
10 bit.
Display character fonts: 64 (in which 62 customized +
2 special reserved codes).
Display starting position (of the first character):
64 different positions by software control, both vertical
and horizontal.
Character size: 4 different character sizes, line-by-line
basis, 1 dot = 1H/1V, 2H/2V, 3H/3V, 4H/4V.
Character matrix: 12
×
18 with no spacing between
characters.
Foreground colours: 8, combination of Red, Green, Blue;
character-by-character basis.
Background/shadowing modes: 4, No background,
Box shadowing, North-west shadowing,
Frame shadowing (raster blanking), frame basis.
Background colours: 8, combination of Red, Green,
Blue; word-by-word basis. Available when background
mode is either in Box shadowing or North-west
shadowing and Frame shadowing mode.
On-chip OSD oscillator.
Character blinking rate: 1 : 1, 1 : 3, 3 : 1 (frequency:
1
16
,
1
32
,
1
64
or
1
128
of f
VSYNC
, programmable,
e.g. NTSC:
60
16
Hz, PAL:
50
64
Hz etc.); character basis.
Display format: flexible display format by using Carriage
Return (CR) code, maximum number of characters per
line is flexible and depending on the OSD clock.
Spacing between lines: 4 different choices from 0, 4,
8 or 12 horizontal scan lines.
Display character RAM auto-address-post-increment
when writing data.
Programmable HSYNC and VSYNC active input polarity.
Programmable G (VOW1), B (VOW2), R (VOW0) and
FB (VOB) output polarity.
9.2
Horizontal display position control
The horizontal position counter is increased every OSD
clock (f
OSD
) cycle after the programmed level of HSYNC
occurs at the HSYNC pin and is reset when the opposite
polarity of the HSYNC is reached. Horizontal start position
is controlled by Derivative Register 36 (HPOS;
see Table 36). The starting position is calculated as:
HP = [4
×
(H5 to H0) + 5]
×
(OSD clock cycle)
where (H5 to H0) = decimal value of register HPOS;
(H5 to H0)
10.
9.3
Vertical display position control
The vertical position counter is increased every HSYNC
cycle and is reset by the VSYNC signal. Vertical start
position is controlled by Derivative Register 35 (VPOS;
see Table 34). The vertical starting position is calculated
as:
VP = [4
×
(V5 to V0)]
×
(horizontal scan lines)
where (V5 to V0) = decimal value of register VPOS;
(V5 to V0)
0.
9.4
Clock generator
Figure 12 illustrates the block diagram of the on-chip OSD
clock generator which consists of a Phased-Lock Loop
(PLL) circuit. The Voltage Controlled Oscillator (VCO)
outputs a clock (f
VCO
) with a frequency range of
8 to 20 MHz (see Fig.12). The input signal f
1
= HSYNC.
The programmable active level detector:
Passes signal f
1
, when HSYNC is active HIGH, or
Inverts signal f
1
, when HSYNC is active LOW.
The output signal f
2
is always active HIGH. The VCO is
synchronized with the HIGH-to-LOW edge of the f
2
signal.
The value programmed in the 7-bit PLL Programmable
Counter control register (PLLCN; Derivative Register 25;
see Table 40) determines:
f
VCO
= f
1
×
16
×
(decimal value of 7-bit counter);
where 16
<
(decimal value of 7-bit counter)
<
48.
The value 16 is the 4-bit prescaler which increases or
decreases the output of the VCO in steps of (16
×
f
1
).
Given an example of f
1
= 15.750 kHz, the f
VCO
is then
increased or decreased in steps of
16
×
15.750 kHz = 252 kHz = 0.25 MHz.
The f
VCO
is fed into a buffer to generate the OSD dot clock
frequency signal (f
OSD
); 4 MHz
f
OSD
12 MHz.
Decreasing f
OSD
gives broader characters.
Recommended: 4 MHz
f
OSD
typical
12 MHz.
The OSD clock is enabled/disabled by the state of the EN
bit (Derivative Register 34; see also Section 12.4). When
the OSD clock is disabled (f
OSD
= LOW) the oscillator
remains active, therefore the transient time from the OSD
clock start-up to locking into the external HSYNC signal is
reduced.
As the on-chip oscillator is always active after Power-on,
when the OSD clock is enabled no large currents flow (as
for RC or LC oscillators) and therefore radiated noise is
dramatically reduced.
相關PDF資料
PDF描述
PCA84C886 Microcontrollers for TV tuning control and OSD applications(應用于TV調(diào)頻和OSD的微控制器)
PCA84C922 Microcontrollers for universal infrared remote transmitter applications(應用于通用紅外線遙控傳送的微控制器)
PCA8510 On-Screen Display Circuit
PCA8550DR 2-Input Digital Multiplexer
PCA8550D-T 2-Input Digital Multiplexer
相關代理商/技術參數(shù)
參數(shù)描述
PCA84C646P 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for TV tuning control and OSD applications
PCA84C64X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
PCA84C822 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers for remote control transmitters
PCA84C822A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers for remote control transmitters
PCA84C822AP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers for remote control transmitters