參數(shù)資料
型號(hào): PC33394FC
廠商: MOTOROLA INC
元件分類: 穩(wěn)壓器
英文描述: 1.2 A SWITCHING CONTROLLER, 220 kHz SWITCHING FREQ-MAX, PQCC44
封裝: PLASTIC, QFN-44
文件頁(yè)數(shù): 12/51頁(yè)
文件大?。?/td> 543K
代理商: PC33394FC
33394
2
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
Figure 1. 33394DH – Simplified Block Diagram and Typical Application
CAN
Wakeup
Logic
Band Gap
Reference
Standby
Control
VREF1
5.0 V
100 mA
LDO
T–Lim, I–Lim
VPP
5.0 V/3.3 V
150 mA
LDO
T–Lim, I–Lim
VDD3_3
3.3 V
120 mA
LDO, Pass
T–Lim, I–Lim
VDDL Drive
Adj. Volt.
40 mA
Dual Pass
T–Lim
Reset
Detection
VDDH,
VDD3_3,
VDDL
VDDH
5.0 V
400 mA
LDO
T–Lim, I–Lim
VREF2
5.0 V
100 mA
LDO
T–Lim, I–Lim
VREF3
5.0 V
100 mA
LDO
T–Lim, I–Lim
16 Bit
SPI
Control
Fault Rep.
POR Timer
Sleep
21
22
23
24
25
High–Speed CAN
Transceiver
20
19
18
+
10 nF
47
mF
+
10 nF
1.0
mF
+
10 nF
1.0
mF
10 nF
+
1.0
mF
10 nF
+
47
mF
17
16
15
14
13
12
11
10
VSEN
VBAT Volt.
125 mA
T–Lim, I–Lim
VKAM
Keep–Alive
Adj. Volt.
60 mA
I–Lim
GND
CANL
CANTXD
CANH
CANRXD
26
27
28
29
30
31
10 nF
+
22
mF
2.6 V
+
100
mF
+
10
mF
Buck
Control
Logic
Boost
VPRE
Q3
MJD31C
Q2
MJD31C
10 nF
+
47
mF
10 nF
+
VDDH
5.0 V
CANRXD
42–44
41
BOOT
High–Side
Drive
Low–Side
Drive
Oscillator
Feed
Forward
Ramp
Generator
+
+
+
C1
100
mF
Enable
Sleep
32
33
34
35
36
37
10 k
110R
100R
VDDL
2.6 V
3.3 V
47
mF
VREF1
VPP_EN
VPP
VDD3_3
VDD3_FB
VDDL_B
DO
SCLK
DI
CS
/SLEEP
VREF3
VREF2
VDDH
5.0 V
47 k
HRT
/PRERESET
/HRESET
/PORESET
VDDL_X
VDDL_FB
5.0 V
5.0 V/3.3 V
9
WAKEUP
8
REGON
7
VSEN
38
39
40
5
VKAM
6
VKAM_FB
4
VIGN
3
KA_VBAT
1, 2
VBAT
4.7 k
ON
OFF
Control
Dp2
Dp1
To Q3
Cf1
Cf2
Lf1
6.8
mH
+
Vbg
11.7 k
40 k
Cc1
D2
VPRE_S
VPRE
VCOMP
100 pF
INV
GND
SW2G
SW1
Cb
100 nF
D1
Q1
MTD20N03HDL
L1
47
mH
Cc2
1.0 nF
Rc2
100 k
Cc3
3.3 nF
Rc3
430R
VPRE
5.6 V
22 k
20 k
VQ3
VKAM
2.6 V
Vbg
Notes: 1. In this configuration the device can operate with a minimum input voltage VBAT of 4.0 V (voltage at 33394 VBAT pins).
Notes: 2.VDDL and VKAM are adjustable to support current microprocessor technology (1.25 V to 3.3 V) by means of an external resistor divider.
Notes: 3. When the 33394 CAN transceiver is not used, CANL and CANH pins can be shorted together.
Notes: 4. Dp1 = reverse battery protection diode. Dp2 = load dump protection diode. Dp1, Dp2 can be ommitted in those applications which do not require such protection.
120 R
1.0
mF
相關(guān)PDF資料
PDF描述
PC33394FC 1.2 A SWITCHING CONTROLLER, 220 kHz SWITCHING FREQ-MAX, PQCC44
PC33701DWB 3 A SWITCHING REGULATOR, 400 kHz SWITCHING FREQ-MAX, PDSO32
PC33701DWBR2 3 A SWITCHING REGULATOR, 400 kHz SWITCHING FREQ-MAX, PDSO32
PC33701DWB 3 A SWITCHING REGULATOR, 400 kHz SWITCHING FREQ-MAX, PDSO32
PC33701DWBR2 3 A SWITCHING REGULATOR, 400 kHz SWITCHING FREQ-MAX, PDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC33394FCR2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
PC33394FS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Products PC33394 Fact Sheet
PC33399P1EF 制造商:Freescale Semiconductor 功能描述:
PC33399PEF 制造商:Freescale Semiconductor 功能描述:
PC333HD-IC-24S-X 制造商:Picker 功能描述: