參數(shù)資料
型號(hào)： PC28F640J3A-120
廠商： Intel Corp.
英文描述： Intel StrataFlash Memory (J3)
中文描述： 英特爾StrataFlash存儲(chǔ)器（J3）
文件頁(yè)數(shù)： 33/72頁(yè)
文件大?。?/td> 905K
代理商： PC28F640J3A-120
256-Mbit J3 (x8/x16)
Datasheet
33
9.1.1
Bus Read Operation
To perform a bus read operation, CEx (refer to
Table 13 on page 33
) and OE# must be asserted.
CEx is the device-select control; when active, it enables the flash memory device. OE# is the data-
output control; when active, the addressed flash memory data is driven onto the I/O bus. For all
read states, WE# and RP# must be de-asserted. See
Section 7.1, “Read Operations” on page 22
.
Refer to
Section 10.0, “Read Operations” on page 37
for details on reading from the flash array,
and refer to
Section 14.0, “Special Modes” on page 50
for details regarding all other available read
states.
9.1.2
Bus Write Operation
Writing commands to the Command User Interface enables various modes of operation, including
the reading of array data, CFI data, identifier codes, inspection and clearing of the Status Register,
and, when V
PEN
= V
PENH
, block erasure, program, and lock-bit configuration.
The Block Erase command requires appropriate command data and an address within the block to
be erased. The Byte/Word Program command requires the command and address of the location to
be written. Set Block Lock-Bit commands require the command and block within the device to be
locked. The Clear Block Lock-Bits command requires the command and address within the device.
The CUI does not occupy an addressable memory location. It is written when the device is enabled
and WE# is active. The address and data needed to execute a command are latched on the rising
edge of WE# or the first edge of CE0, CE1, or CE2 that disables the device (see
Table 13 on
page 33
). Standard microprocessor write timings are used.
9.1.3
Output Disable
With CEx asserted, and OE# at a logic-high level (V
IH
), the device outputs are disabled. Output
signals D[15:0] are placed in a high-impedance state.
Table 13. Chip Enable Truth Table
CE2
CE1
CE0
DEVICE
V
IL
V
IL
V
IL
V
IL
V
IL
V
IH
Enabled
Disabled
V
IL
V
IH
V
IL
Disabled
V
IL
V
IH
V
IH
V
IL
V
IH
V
IL
Disabled
Enabled
V
IH
V
IL
V
IH
Enabled
V
IH
V
IH
V
IH
V
IH
V
IL
V
IH
Enabled
Disabled
NOTE:
For single-chip applications, CE2 and CE1
can be connected to V
IL
.
相關(guān)PDF資料
PDF描述
PC28F640J3A-125 Intel StrataFlash Memory (J3)
PC28F640J3A-150 Intel StrataFlash Memory (J3)
PC28F640J3C-120 Intel StrataFlash Memory (J3)
PC28F256J3C-115 Intel StrataFlash Memory (J3)
PC28F128J3C-115 Intel StrataFlash Memory (J3)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC28F640J3A-125 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F640J3A-150 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F640J3C-110 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
PC28F640J3C115 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC28F640J3C-115 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*