- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98050 > PC13892BJVK (FREESCALE SEMICONDUCTOR INC) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 PDF資料下載
參數(shù)資料
| 型號： | PC13892BJVK |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
| 封裝： | 7 X 7 MM, 0.50 MM PITCH, ROHS COMPLIANT, PLASTIC, MO-195AD, MABGA-139 |
| 文件頁數(shù)： | 26/67頁 |
| 文件大小： | 2571K |
| 代理商： | PC13892BJVK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
Analog Integrated Circuit Device Data
32
Freescale Semiconductor
13892
ELECTRICAL CHARACTERISTICS
TIMING DIAGRAMS
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010: MC13892*VK and MC13892*VL in 139, 186 MAPBGA packages.
TIMING DIAGRAMS
timing requirements. The SPI input and output levels are set
independently via the SPIVCC pin by connecting it to the
desired supply. This would typically be tied to SW4
programmed for 1.80 V. The strength of the MISO driver is
programmable through the SPIDRV[1:0] bits.
CS
CLK
MOSI
MISO
TSELSU
TWRTSU
TRDEN
TWRTHLD
TRDSU
TCLKPER
TCLKHIGH
TCLKLOW
TRDHLD
TSELHLD
TSELLOW
TRDDIS
Figure 5. Timing Requirements
Table 6. Timing Parameter Description
PARAMETER
DESCRIPTION
T MIN (NS)
tSELSU
Time CS has to be high before the first rising edge of CLK
15
tSELHID
Time CS has to remain high after the last falling edge of CLK
15
tSELLOW
Time CS has to remain low between two transfers
15
tCLKPER
Clock period of CLK
38
tCLKHIGH
Part of the clock period where CLK has to remain high
15
tCLKLOW
Part of the clock period where CLK has to remain low
15
tWRTSU
Time MOSI has to be stable before the next rising edge of CLK
4.0
tWRTHLD
Time MOSI has to remain stable after the rising edge of CLK
4.0
tRDSU
Time MISO will be stable before the next rising edge of CLK
4.0
tRDHLD
Time MISO will remain stable after the falling edge of CLK
4.0
tRDEN
Time MISO needs to become active after the rising edge of CS
4.0
tRDDIS
Time MISO needs to become inactive after the falling edge of CS
4.0
Notes
26.
This table reflects a maximum SPI clock frequency of 26 MHz. Slew rate for SPI MISO output driver is programmable from 0.16 to
0.66 V/ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC13892AJVK | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA139 |
| PC13892BJVL | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA186 |
| PC13892BJVLR2 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA186 |
| PC14568ED/R2 | SPECIALTY ANALOG CIRCUIT, PDIP16 |
| PC33099DW | SPECIALTY ANALOG CIRCUIT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC13892BJVL | 制造商:Freescale Semiconductor 功能描述:5/28V BCK/BST PMUIC - Trays |
| PC13892JVK | 制造商:Freescale Semiconductor 功能描述:POWER MGMT IC - Bulk |
| PC13892JVK/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Power Management and User Interface IC |
| PC13892JVKR2 | 制造商:Freescale Semiconductor 功能描述:POWER MGMT IC - Tape and Reel |
| PC13892JVL | 制造商:Freescale Semiconductor 功能描述: 制造商:Freescale Semiconductor 功能描述:5/28V BCK/BST PMUIC - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。