- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369946 > PALCE22V10-25PI (CYPRESS SEMICONDUCTOR CORP) Flash-erasable Reprogrammable CMOS PAL Device PDF資料下載
參數(shù)資料
| 型號： | PALCE22V10-25PI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | Flash-erasable Reprogrammable CMOS PAL Device |
| 中文描述： | FLASH PLD, 25 ns, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 5/13頁 |
| 文件大?。?/td> | 367K |
| 代理商： | PALCE22V10-25PI |
PALCE22V10
USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
Document #: 38-03027 Rev. *B
Page 5 of 13
AC Test Loads and Waveforms
R1238
(319
MIL)
5V
OUTPUT
INCLUDING
JIG AND
SCOPE
CL
(a)
(b)
5V
OUTPUT
INCLUDING
JIG AND
SCOPE
5pF
(c)
OUTPUT
CL
R1238
(319
MIL)
R2170
(236
MIL)
R2170
(236
MIL)
750
(1.2K
MIL)
OUTPUT
2.08V = V
THC
OUTPUT
2.13V = V
THM
90%
10%
3.0V
GND
90%
10%
ALL INPUT PULSES
< 2ns
< 2ns
(d)
99
136
Equivalent to:THé VENIN Equivalent (Commercial)
Equivalent to: THé VENIN Equivalent (Military)
Load Speed
5, 7.5, 10, 15, 25 ns
C
L
50 pF
Package
PDIP, CDIP,
PLCC, LCC
Commercial Switching Characteristics PALCE22V10
[2, 7]
Parameter
t
PD
Description
22V10-5
Min.
3
22V10-7
Min.
3
22V10-10
Min.
3
22V10-15
Min.
3
22V10-25
Min.
3
Unit
ns
Max.
5
Max.
7.5
Max.
10
Max.
15
Max.
25
Input to Output
Propagation Delay
[8]
Input to Output Enable Delay
[9]
Input to Output Disable Delay
[10]
Clock to Output Delay
[8]
t
EA
t
ER
t
CO
Notes:
7. Part (a) of AC Test Loads and Waveforms is used for all parameters except t
ER
and t
EA(+)
. Part (b) of AC Test Loads and Waveforms is used for t
ER
. Part (c) of AC Test
Loads and Waveforms is used for t
.
8. Min. times are tested initially and after any design or process changes that may affect these parameters.
9. The test load of (a) of AC Test Loads and Waveforms is used for measuring t
. The test load of (c) of AC Test Loads and Waveforms is used for measuring t
EA(+)
only.
Please see (e) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.
10.This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to
the point at which a previous HIGH level has fallen to 0.5V below V
min. or a previous LOW level has risen to 0.5V above V
OL
max. Please see (e) of AC Test Loads
and Waveforms for enable and disable test waveforms and measurement reference levels.
6
6
4
8
8
5
10
10
7
15
15
8
25
25
15
ns
ns
ns
2
2
2
2
2
Parameter
V
X
1.5V
Output Waveform Measurement Level
t
ER (- )
V
OH
0.5V
V
X
0.5V
t
ER (+)
2.6V
V
OL
V
X
t
EA (+)
0V
0.5V
t
EA (- )
V
thc
V
X
V
OL
1.5V
V
X
V
OH
(e) Test Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PALC22V10B | Reprogrammable CMOS PAL Device |
| PALC22V10D | FLASG ERASABLE REPROGRAMMABLE CMOS PAL DEVICE |
| PALC22V10 | ECONOLINE: RSS & RSD - 1kVDC and 3KVDC Isolation- Internal SMD Construction- UL94V-0 Package Material- Toroidal Magnetics- Efficiency to 85%- SMD5, SMD8, SMD10 and SMD12 case styles |
| PALCE22V10 | Flash Erasable,Reprogrammable CMOS PAL Device(可擦除閃速，CMOS可重編程PAL器件) |
| PALLV16V8-10JC | Low Voltage, Zero Power 20-Pin EE CMOS Universal Programmable Array Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PALCE22V10-5 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Flash-erasable Reprogrammable CMOS PAL Device |
| PALCE22V10-5AC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| PALCE22V10-5JC | 制造商:Cypress Semiconductor 功能描述:SPLD PAL 制造商:Cypress Semiconductor 功能描述:SPLD PAL? Family 800 Gates 10 Macro Cells 200MHz 5V 28-Pin PLCC |
| PALCE22V10-5JC/5 | 制造商:Advanced Micro Devices 功能描述:Simple E2PLD, Programmable Array Logic, 28 Pin, Plastic, PLCC |
| PALCE22V10-5PC | 制造商:Cypress Semiconductor 功能描述:SPLD PAL? Family 800 Gates 10 Macro Cells 200MHz 5V 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。