- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224671 > PALCE16V8Z-12JI (LATTICE SEMICONDUCTOR CORP) EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic PDF資料下載
參數(shù)資料
| 型號： | PALCE16V8Z-12JI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| 中文描述： | EE PLD, 12 ns, PQCC20 |
| 封裝： | PLASTIC, LCC-20 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 635K |
| 代理商： | PALCE16V8Z-12JI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
PALCE16V8 and PALCE16V8Z Families
29
USE
GAL
DEVICES
FOR
NEW
DESIGNS
INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR PALCE16V8Z
POWER-UP RESET
The PALCE16V8 has been designed with the capability to reset during system power-up.
Following power-up, all ip-ops will be reset to LOW. The output state will be HIGH
independent of the logic polarity. This feature provides extra exibility to the designer and is
especially valuable in simplifying state machine initialization. A timing diagram and parameter
table are shown below. Due to the synchronous operation of the power-up reset and the wide
range of ways VCC can rise to its steady state, two conditions are required to ensure a valid
power-up reset. These conditions are:
x
The VCC rise must be monotonic.
x
Following reset, the clock input must not be driven from LOW to HIGH until all applicable input
and feedback setup times are met.
Parameter Symbol
Parameter Descriptions
Min
Max
Unit
tPR
Power-Up Reset Time
1000
ns
tS
Input or Feedback Setup Time
See Switching Characteristics
tWL
Clock Width LOW
16493E-11
Typical Input
Typical Output
Feedback
Input
ESD
Protection
and
Clamping
Input
Transition
Detection
VCC
Programming
Voltage
Detection
Positive
Overshoot
Filter
Programming
Circuitry
Provides ESD
Protection and
Clamping
Programming
Pins Only
Input
Transition
Detection
Preload
Circuitry
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PALCE16V8Z-12PI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Q-20PI/4 | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8H-25PI/4 | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Q-25PI/4 | KPT 5C 5#16 SKT RECP |
| PALCE16V8H-15PC/4 | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PALCE16V8Z-12PI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-15JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| PALCE16V8Z-15JI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-15PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| PALCE16V8Z-15PI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。