參數(shù)資料
型號: PAC80
廠商: Lattice Semiconductor Corporation
英文描述: In-System Programmable Analog Circuit
中文描述: 在系統(tǒng)可編程模擬電路
文件頁數(shù): 19/19頁
文件大?。?/td> 342K
代理商: PAC80
Specifications ispPAC80
9
Theory of Operation
Reference Configuration
In the specifications table, specific filter configurations
are referred to, such as the CC051042. This is simply a
shorthand notation for the classical filter type that in-
cludes all the characteristic parameters of the particular
configuration. In this case, the CC refers to complete
Chebyshev, or a Chebyshev ripple response in both the
pass and stopbands of the filter. Another common name
for this type of filter is the Elliptic family of filters. The next
set of numbers, “05” refers to the order of the filter. In the
case of ispPAC80 this will always be fifth order. The next
two digits signify the reflection coefficient (rf), in this case
10%, and has a direct mathematical relationship to the
passband ripple magnitude of the filter, where the pass-
band ripple expressed in dB = 10*Log(1-rf2). The final two
digits are the passband to stopband attenuation ratio
expressed as an angle, in this case 42 degrees or 1.49
(1/sin((
π/180)*42)). This configuration corresponds to
the elliptical filter with the ID# 3083 (Fp=50.00kHz;
Fc=56.23kHz) in the filter configuration database utility of
PAC-Designer. Because of the almost limitless number
of configurations realizable with ispPAC80, standard test
configurations had to be chosen. The Elliptical family was
chosen since it has many parameters that can be easily
and directly measured to insure that all the internal
circuits of ispPAC80 are operating correctly.
SPI Power-On Condition
The SPI shift register is always reset to all zeroes when
an ispPAC80 powers on. That means that if the ENSPI
pin is high at power on, the initial configuration will be set
to a gain of 1X (0dB) and configuration “A” is selected as
the “wake-up” configuration. The only way to prevent this
behavior would be to hold the ENSPI pin low while
applying power to the device. Because this is usually
impractical, it is advised that if the ispPAC80 is used in
SPI mode that it be reloaded to the desired first configu-
ration every time power is cycled to the device and/or that
A1
A3
A4
A5
A1
A2
C1
L2
C3
L4
C5
C231
C213
C435
C453
R11 100K
R55
200K
R21
100K
R32
-100K
R43
100K
R54
-200K
R12
-100K
R23
100K
R34
-100K
R45
100K
Vin
Vout
V4
V3
V2
V1
Rin
100K
Figure 1. Simplified ispPAC80 Filter Core Schematic
VOUT
VIN
- G (L
L C C )s
( L G C
G
L C ) s
G
s
=
++
+
+
++
+
++
+
22
4
2 4
2
44
24
5
4
()
(
)
(
)(
)
-(L2 C42 L4 C1)
2( L2 C1 C3 L4 C5) - 2(C22 L2 L4 C5)
-(L2 G C42 L4)
L2 C1 C3 L4 G) - (C22 L2 L4 G)
2(L2 G C3 L4 C5)
(L2 C1 C3 G2
L2 G2 C3 L4) - (G2 L4 C42
2(G2
2 L4 C5 C3) - 4(G2 L4 C5 C2)
2(L2 C5 G3 ) - 2(G3 L4 C2)
G3 L4 C3)
L2 G3 C1)
2(G3 L4 C5) - 2( L2 C4 G3
G3 C1 L4)
L2 C3 G3 ) s2
2(G4 C5)
G
++
++
+
++
- L C C G
G C L C
L C G C - C
L G
s
22
1 4
2
14
5
2 2
5
2
122
2
23
()
(
)
(
) (
)
((
)
(
( 4
4 C3) - 2(G4 C4) G4 L4) G4 C1) L2 G4) - 2(G4 C2) s
2 G5
++
+
+
((
(
相關(guān)PDF資料
PDF描述
PACE1754-20PGMB SPECIALTY MICROPROCESSOR CIRCUIT, CPGA68
PAL16R8ANC Progammable Array Logic Series 24 (PAL Series 24)
PAL16R8AVC Progammable Array Logic Series 24 (PAL Series 24)
PAL18C1AN Progammable Array Logic Series 24 (PAL Series 24)
PAL18C1ANC Progammable Array Logic Series 24 (PAL Series 24)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PAC80/81-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ispPAC80 & ispPAC81 Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
P-AC-832-2 制造商:PSM International 功能描述:
P-AC84RZSZ0U 制造商:Panasonic Industrial Devices 功能描述:AGITATOR SUB:AC84RBZDZ000
P-AC88RYUZV06 制造商:Panasonic Industrial Devices 功能描述:BRUSH
PAC91 功能描述:測試引線 PRINT ADAPTER CABL RoHS:否 制造商:Pomona Electronics 設(shè)備類型:Patch Cords 連接器類型:Banana plug (stackable) on both ends 長度:60 in 顏色:Black