- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367731 > P87C749 (NXP Semiconductors N.V.) 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count PDF資料下載
參數(shù)資料
| 型號： | P87C749 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
| 中文描述： | 80C51的8位單片機系列2K/64檢察官辦公室/光盤，5通道8位A / D轉換，脈寬調制，低管腳數(shù) |
| 文件頁數(shù)： | 16/22頁 |
| 文件大?。?/td> | 200K |
| 代理商： | P87C749 |
Philips Semiconductors
Preliminary specification
83C749/87C749
80C51 8-bit microcontroller family
2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count
1998 Apr 23
16
Programming and Verifying Security Bits
Security bits are programmed employing the same techniques used
to program the USER EPROM and KEY arrays using serial data
streams and logic levels on port pins indicated in Table 3. When
programming either security bit, it is not necessary to provide
address or data information to the 87C749 on ports 1 and 3.
Verification occurs in a similar manner using the RESET serial
stream shown in Table 3. Port 3 is not required to be driven and the
results of the verify operation will appear on ports 1.6 and 1.7.
Ports 1.7 contains the security bit 1 data and is a logical one if
programmed and a logical zero if not programmed. Likewise, P1.6
contains the security bit 2 data and is a logical one if programmed
and a logical zero if not programmed.
Table 3. Implementing Program/Verify Modes
OPERATION
SERIAL CODE
P0.1 (PGM/)
P0.2 (V
PP
)
Program user EPROM
Verify user EPROM
Program key EPROM
Verify key EPROM
Program security bit 1
Program security bit 2
Verify security bits
NOTE:
*
Pulsed from V
IH
to V
IL
and returned to V
IH
.
296H
296H
292H
292H
29AH
298H
29AH
–*
V
IH
–*
V
IH
–*
–*
V
IH
V
PP
V
IH
V
PP
V
IH
V
PP
V
PP
V
IH
EPROM PROGRAMMING AND VERIFICATION
T
amb
= 21
°
C to +27
°
C, V
CC
= 5V
±
10%, V
SS
= 0V
SYMBOL
PARAMETER
MIN
MAX
UNIT
1/t
CLCL
t
AVGL1
t
GHAX
t
DVGL
t
DVGL
t
GHDX
t
SHGL
t
GHSL
t
GLGH
t
AVQV2
t
GHGL
t
SYNL
t
SYNH
t
MASEL
t
MAHLD
t
HASET
t
ADSTA
NOTES:
1. Address should be valid at least 24t
CLCL
before the rising edge of P0.2 (V
PP
).
2. For a pure verify mode, i.e., no program mode in between, t
AVQV
is 14t
CLCL
maximum.
Oscillator/clock frequency
1.2
6
MHz
Address setup to P0.1 (PROG–) low
10
μ
s + 24t
CLCL
48t
CLCL
38t
CLCL
38t
CLCL
36t
CLCL
10
Address hold after P0.1 (PROG–) high
Data setup to P0.1 (PROG–) low
Data setup to P0.1 (PROG–) low
Data hold after P0.1 (PROG–) high
V
PP
setup to P0.1 (PROG–) low
V
PP
hold after P0.1 (PROG–)
P0.1 (PROG–) width
μ
s
μ
s
μ
s
10
90
110
V
PP
low (V
CC
) to data valid
P0.1 (PROG–) high to P0.1 (PROG–) low
48t
CLCL
10
μ
s
P0.0 (sync pulse) low
4t
CLCL
8t
CLCL
13t
CLCL
2t
CLCL
13t
CLCL
13t
CLCL
P0.0 (sync pulse) high
ASEL high time
Address hold time
Address setup to ASEL
Low address to address stable
相關PDF資料 |
PDF描述 |
|---|---|
| P87C749EBPN | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
| P83C749EBAA | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
| P87C749EBAA | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
| P83C749EBDDB | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
| P87C749EBDDB | 80C51 8-bit microcontroller family 2K/64 OTP/ROM, 5 channel 8-bit A/D, PWM, low pin count |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P87C749EBAA | 制造商:NXP Semiconductors 功能描述: |
| P87C749EBPN | 制造商:NXP Semiconductors 功能描述: |
| P87L42 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER |
| P87LPC759 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP |
| P87LPC759BN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP |
發(fā)布緊急采購，3分鐘左右您將得到回復。