- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367726 > P83C880 (NXP SEMICONDUCTORS) Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器) PDF資料下載
參數(shù)資料
| 型號： | P83C880 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器) |
| 中文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP42 |
| 封裝： | 0.600 INCH, PLASTIC, SOT-270-1, SDIP-42 |
| 文件頁數(shù)： | 48/84頁 |
| 文件大?。?/td> | 420K |
| 代理商： | P83C880 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
1997 Dec 12
48
Philips Semiconductors
Product specification
Microcontrollers for monitors with DDC
interface, auto-sync detection and sync proc.
P83Cx80; P87C380
Fig.25 Transmission protocol in DDC1 interface.
handbook, full pagewidth
DDC1_INT
DDC1 enable
MGG032
1
2
3
4
5
6
7
8
9
1
2
3
1
4
5
6
7
8
9
BIT
7
BIT
6
BIT
5
BIT
4
BIT
3
BIT
2
BIT
1
BIT
0
BIT
7
High Z
00
01
11
01
11
01
SCL
SDA
VCLK
tsu(DDC1)
tVCLKH
tVCLKL
tDOV
High Z
17.4
DDC2B protocol
The DDC2B construction is based on the Philips I
2
C-bus
interface. However, in the level of DDC2B, PC host is fixed
as the master and the monitor is always regarded as the
slave. Both master and slave can be operated as a
transmitter or receiver, but the master device determines
which mode is activated. For details of the I
2
C-bus
interface, please refer to the Philips publication
“The I
2
C-bus and how to use it”ordering number
9398 393 40011 and/or the “Data Handbook IC20”
In the P83C880, one more pair of I
2
C-bus pins SCL1,
SDA1 and an I
2
C-bus hardware interface logic are
dedicated to perform DDC2B/DDC2B+/DDC2AB
protocols. The built-in address pointer mentioned in
Section 17.3 can be used to speed up the processing of
service routines for the access of the internal ROM or a
dedicated RAM buffer.
According to the DDC2B specification:
A0H (for write mode) and
A1H (for read mode),
are assigned as the default address of monitors.
The reception of the incoming data in write mode or the
updating of the outgoing data in read mode should be
finished within the specified time limit. However, it is not
necessary for EDID data to be stored on-chip. It is also
possible to have access to the external EEPROM/ROM
through another set of I
2
C-bus interface and pre-store
those data in the RAM buffer. If software on the slave side
cannot react to the master in time, based on I
2
C-bus
protocol, SCL pin can be stretched LOW to inhibit the
further action from the master. The transaction can be
proceeded in either byte or burst format.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P83C180 | Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc(帶DDC接口，同步監(jiān)測和同步處理的監(jiān)視器微控制器) |
| P83C370AAR | Microcontrollers for PAL/SECAM TV with OSD and VST(帶 OSD和 VST的在PAL/SECAM TV中應(yīng)用的微控制器) |
| P83C570AAR | Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC |
| P83C570 | Microcontrollers for NTSC TVs with On-Screen Display OSD and Closed Caption CC |
| P83C770AAR | Microcontrollers for PAL/SECAM TV with OSD and VST(帶 OSD和 VST的在PAL/SECAM TV中應(yīng)用的微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P83CE528EBA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P83CE528EBB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P83CE528EFA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| P83CE558 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller |
| P83CE558EBB/YYY | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。